
38B7 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
27
Fig. 20 Structure of timer X related registers
Fig. 19 Block diagram of timer X
7 b
6
b
5
4 b
3
b
2
1 b
0
R
e
0
1
e
0
1
9
4
P
9
5
N
o
a
:
:
a
l
R
R
l
R
:
R
d
d
t
u
t
i
e
e
t
i
m
e
l
l
e
l
l
d
t
t
f
f
(
p
i
i
p
t
i
t
i
o
o
r
o
m
m
o
m
m
r
r
e
r
e
e
r
e
e
r
e
r
e
t
u
t
c
p
p
c
p
p
a
a
r
n
o
o
o
o
o
o
l
l
s
n
r
r
n
r
r
t
i
t
i
t
t
t
t
m
m
“
0
r
f
f
r
o
u
u
o
f
u
f
u
e
e
”
l
n
n
l
n
n
w
b
c
c
b
c
c
p
p
i
t
t
i
t
t
o
o
h
t
i
i
t
o
o
(
i
o
i
o
r
t
r
t
e
(
P
n
n
P
n
n
9
4
)
i
s
i
s
9
5
)
i
s
i
s
a
a
t
t
i
v
n
a
v
a
i
d
l
i
d
l
R
m
e
e
a
t
a
t
s
e
t
:
a
a
a
a
i
v
n
a
v
a
i
d
l
i
d
l
P
n
r
e
a
d
)
T
(
i
i
T
m
X
e
M
r
1
X
m
a
o
d
d
d
e
r
e
s
r
e
s
g
0
i
s
0
t
2
e
r
1
6
)
:
E
1
T
m
0
1
m
b
0
0
1
1
o
i
m
b
0
0
1
1
N
0
e
:
:
e
2
r
W
W
r
b
0
1
0
1
u
s
e
r
5
b
X
i
i
w
t
e
t
e
c
r
i
d
d
u
t
e
a
a
n
t
t
t
c
a
a
s
o
n
t
o
t
o
o
t
r
r
o
b
t
i
c
l
b
t
h
e
e
i
t
r
e
r
r
o
m
t
i
l
l
m
a
e
e
t
c
c
r
h
t
i
l
a
o
n
t
n
c
l
b
h
y
i
a
n
d
t
i
m
e
r
T
i
X
1
e
X
4
0
1
0
1
R
:
o
u
s
o
t
s
:
:
:
:
d
f
f
f
N
o
(
(
(
X
I
X
I
X
I
o
(
r
p
N
)
N
)
N
)
t
e
t
e
r
/
/
/
v
r
t
2
8
6
4
a
n
i
n
o
o
r
r
o
a
“
g
f
f
r
b
0
m
(
(
l
”
X
C
X
C
f
(
e
w
o
d
I
I
N
)
N
)
I
/
/
4
1
/
6
1
l
X
C
N
)
2
8
a
u
a
i
s
N
T
t
h
e
e
b
n
i
t
r
s
e
a
d
)
:
:
:
:
E
P
P
E
P
P
X
C
o
C
o
a
T
P
E
P
c
v
u
u
v
u
u
s
u
n
u
n
i
u
v
u
t
e
l
l
e
l
l
t
o
t
t
m
l
e
l
i
n
s
s
n
s
s
p
o
s
e
s
n
s
v
e
t
e
e
t
e
e
p
t
r
e
c
o
w
c
o
w
c
o
e
o
p
m
o
c
w
d
o
u
i
o
u
i
n
r
a
o
t
u
i
d
g
u
t
p
d
t
u
t
p
d
t
t
t
d
p
n
t
h
e
n
t
u
h
n
t
u
h
r
o
i
n
e
u
t
e
u
o
t
e
m
s
e
r
t
m
m
e
r
t
m
m
l
b
g
m
r
e
w
m
o
e
m
o
e
i
t
o
m
a
i
t
c
o
d
a
o
d
a
d
o
s
h
d
e
s
u
d
e
s
u
e
d
u
e
r
e
r
t
e
r
b
;
e
;
e
e
e
i
t
;
o
m
;
o
m
m
e
n
t
m
o
d
e
C
T
2
c
u
o
t
e
c
o
u
e
u
p
n
u
t
p
n
n
u
t
n
u
t
t
s
s
t
o
t
o
r
a
d
f
a
a
d
i
s
r
e
l
r
t
e
i
s
l
i
s
n
g
w
;
n
g
w
;
e
i
t
e
e
i
t
e
d
h
g
“
a
d
h
a
e
H
s
g
“
L
s
s
”
r
s
”
u
t
m
t
t
m
t
e
l
e
s
v
e
“
H
l
m
u
e
”
p
e
r
i
o
d
s
1
:
s
s
l
e
e
s
v
e
“
l
m
r
L
”
p
e
r
i
o
d
s
T
i
m
0
1
e
:
:
r
T
(
i
T
m
X
e
M
r
2
X
m
a
o
d
d
d
e
r
e
s
r
e
s
g
0
i
s
0
t
2
e
r
2
6
)
:
F
1
7 b
6 b
5
4 b
3
2 b
1
b
0
e
N
d
T
e
R
2
s
a
i
c
t
c
t
i
v
e
b
i
g
w
h
t
C
e
N
d
T
e
R
2
s
a
i
c
t
c
t
i
v
e
b
i
g
w
h
t
R
c
e
o
a
n
l
r
t
o
i
m
l
e
i
p
o
“1
r
t
”
t
b
t
R
c
e
o
a
n
l
r
t
o
i
m
l
e
i
p
o
“1
r
t
”
t
b
t
S
“0
”
“1”
“0
”
“1
”
“1
0
”
“0
0
”
,
“
0
1
”
,
“
1
1
”
Q
Q
T
P8
3
/CNTR
0
/CNTR
2
CNTR
0
“0
”
“0
”
“1”
“0
”
Q
D
Q
D
P9
4
P9
5
“1”
“0
”
X
I
N
X
C
I
N
“1
”
“0
”
1
/
2
1
1
/
/
1
2
8
4
/
6
P
8
3
l
a
t
c
h
Timer X (low-order) (8)
Timer X (high-order) (8)
T
i
m
e
r
X
l
a
t
c
h
(
h
i
g
h
-
o
r
d
e
r
)
(
8
)
T
i
m
e
r
X
l
a
t
c
h
(
l
o
w
-
o
r
d
e
r
)
(
8
)
Data bus
P
u
l
s
e
o
u
t
p
u
t
m
o
d
e
P
r
e
8
3
g
d
t
i
e
r
e
r
c
t
i
o
n
i
s
Pulse width
measuremeC
T
m
i
m
o
e
d
r
X
b
t
o
s
p
e
r
a
t
i
n
g
e
i
Timer X stop
control bit
Pulse output mode
C
o
u
n
t
s
o
u
r
c
e
s
e
l
e
c
t
i
o
n
b
i
t
In
s
t
e
l
e
r
n
c
a
t
i
l
n
s
y
b
s
i
t
t
e
m
c
l
o
c
k
e
o
D
i
v
i
d
e
T
c
i
m
o
n
e
t
r
r
o
X
l
w
i
t
r
i
t
e
b
T
i
n
i
m
t
e
e
r
r
u
X
p
t
r
r
e
q
u
e
s
t
Timer X mode register
write signal
P
9
5
l
a
t
c
h
P
r
e
9
5
g
d
t
i
e
r
e
r
c
t
i
o
n
i
s
P
9
4
l
a
t
c
h
P
r
e
9
4
g
d
t
i
e
r
e
r
c
t
i
o
n
i
s
Latch
L
a
t
c
h
P
9
4
d
a
t
a
f
o
r
r
e
a
l
t
i
m
e
p
o
r
t
R
c
e
o
a
n
l
r
t
o
i
m
l
e
i
p
(
o
P
r
9
4
)
t
t
b
t
P9
5
data for real time port
R
c
e
o
a
n
l
r
t
o
i
m
l
e
i
p
(
o
P
r
9
5
)
t
t
b
t
T
w
i
m
r
i
e
e
r
X
i
g
m
n
o
l
d
e
r
e
g
i
s
t
e
r
t
s
a