- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377826 > M41T0 (意法半導體) Serial Real-Time Clock(串行實時時鐘) PDF資料下載
參數(shù)資料
| 型號： | M41T0 |
| 廠商： | 意法半導體 |
| 英文描述： | Serial Real-Time Clock(串行實時時鐘) |
| 中文描述： | 串行實時時鐘（串行實時時鐘） |
| 文件頁數(shù)： | 8/22頁 |
| 文件大?。?/td> | 181K |
| 代理商： | M41T0 |
Operation
M41T0
8/22
2.1.4
Data valid.
The state of the data line represents valid data when after a start condition, the data line is
stable for the duration of the High period of the clock signal. The data on the line may be
changed during the Low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition.
The number of data bytes transferred between the start and stop conditions is not limited.
The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.
By definition, a device that gives out a message is called “transmitter”, the receiving device
that gets the message is called “receiver”. The device that controls the message is called
“master”. The devices that are controlled by the master are called “slaves”.
2.1.5
Acknowledge.
Each byte of eight bits is followed by one Acknowledge Bit. This Acknowledge Bit is a low
level put on the bus by the receiver, whereas the master generates an extra acknowledge
related clock pulse.
A slave receiver which is addressed is obliged to generate an acknowledge after the
reception of each byte. Also, a master receiver must generate an acknowledge after the
reception of each byte that has been clocked out of the slave transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge clock
pulse in such a way that the SDA line is a stable Low during the High period of the
acknowledge related clock pulse. Of course, setup and hold times must be taken into
account. A master receiver must signal an end-of-data to the slave transmitter by not
generating an acknowledge on the last byte that has been clocked out of the slave. In this
case, the transmitter must leave the data line High to enable the master to generate the
STOP condition.
Figure 4.
Serial bus data transfer sequence
AI00587
DATA
CLOCK
DATA LINE
STABLE
DATA VALID
START
CONDITION
CHANGE OF
DATA ALLOWED
STOP
CONDITION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41T11M6E | Serial Real Time Clock with 56 Bytes of NVRAM |
| M41T11M6F | Serial Real Time Clock with 56 Bytes of NVRAM |
| M41T11MH6E | Serial Real Time Clock with 56 Bytes of NVRAM |
| M41T11MH6F | Serial Real Time Clock with 56 Bytes of NVRAM |
| M41T256YMH7E | 256 Kbit 32K x8 SERIAL RTC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41T0_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T0_11 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T00 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T00_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T00AUD | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock with audio |
發(fā)布緊急采購，3分鐘左右您將得到回復。