M48T37Y, M48T37V
14/20
WATCHDOG TIMER
The watchdog timer can be used to detect an out-
of-control microprocessor. The user programs the
watchdog timer by setting the desired amount of
time-out into the eight bit Watchdog Register, ad-
dress 7FF7h. The five bits (BMB4-BMB0) store a
binary multiplier andthe two lower order bits (RB1-
RB0) select the resolution, where 00 = 1/16 sec-
ond, 01 = 1/4second, 10 = 1 second, and 11 = 4
seconds. The amount of time-out is then deter-
mined to be the multiplication of the five bit multi-
plier value with the resolution. (For example:
writing 00001110 in the Watchdog Register = 3x1
or 3 seconds).
Note
: Accuracy of timer is within
±
the selected
resolution.
If theprocessor does not reset the timer within the
specified period, the M48T37Y/37V sets the
Watchdog Flag (WDF)and generates a watchdog
interrupt or a microprocessor reset. WDF is reset
by reading the Flags Register (Address 1FF0h).
The most significant bit of the Watchdog Register
is the Watchdog Steering Bit.When setto a ‘0’, the
watchdog will activatethe IRQ/FT pin when timed-
out. When WDS is set to a ‘1’, the watchdog will
output a negative pulse on the RST pin for a dura-
tion of 40ms to 200ms. The Watchdog registerand
the FT bit will reset to a ’0’ at the end of a Watch-
dog time-out when the WDS bit is set to a ‘1’.
The watchdog timer resets when themicroproces-
sor performs a re-write of the Watchdog Register
or an edge transition, (low to high / high to low) on
the WDI pin occurs. The time-out period then
starts over.
The watchdog timer is disabled by writing a value
of 00000000to the eight bits in theWatchdog Reg-
ister. Should the watchdog timertime out, a value
of 00h needs to be written to theWatchdog Regis-
ter in order to clear the IRQ/FT pin.
The watchdog function is automatically disabled
upon power-down and the Watchdog Register is
cleared. If the watchdog function is set to output to
the IRQ/FT pin and the frequency test function is
activated, the watchdog or alarm function prevails
and the frequency testfunction is denied. The WDI
pin should be connected to V
SS
if not used.
Figure 12. Back-up Mode Alarm Waveforms
AI03254B
VCC
VPFD(max)
VPFD(min)
IRQ/FT
tREC
ABE, AFE bit in Interrupt Register
AF bit in Flags Register
HIGH-Z
VSO
HIGH-Z
Table 12. Alarm Repeat Mode
RPT4
RPT3
RPT2
RPT1
Alarm Activated
1
1
1
1
Once per Second
1
1
1
0
Once per Minute
1
1
0
0
Once per Hour
1
0
0
0
Once per Day
0
0
0
0
Once per Month