參數(shù)資料
型號: M4A3-64/32-55JC
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: High Performance E 2 CMOS In-System Programmable Logic
中文描述: EE PLD, 5.5 ns, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 25/62頁
文件大小: 1078K
代理商: M4A3-64/32-55JC
ispMACH 4A Family
31
BLOCK DIAGRAM – M4A(3,5)-192/96
Central
Switch
Matrix
Block B
I/O88—I/O95
CLK0—CLK3
I/O16—I/O23
Block E
I/O40—I/O47
Block H
I/O32—I/O39
Block G
I0—I15
I/O24—I/O31
Block F
Block A
I/O80—I/O87
Block K
I/O64—I/O71
Block L
I/O72—I/O79
Block C I/O8—I/O15
Block D I/O0—I/O7
I/O56—I/O63 Block J
I/O48—I/O55 Block I
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
68 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
16
4
OE
8
16
8
4
16
24
8
16
34
4
8
24
34
4
8
16
4
16
OE
8
24
34
4
8
16
4
16
OE
8
16
8
4
16
24
8
16
34
4
OE
8
16
8
4
16
24
8
16
4
8
24
4
8
16
4
16
OE
8
24
4
8
16
4
16
OE
4
8
24
16
8
16
8
4
16
OE
4
24
16
8
16
4
8
OE
4
24
16
8
16
4
8
4
8
24
16
8
16
8
4
16
OE
8
16
8
4
16
24
8
16
4
OE
17466G-067
相關(guān)PDF資料
PDF描述
M4A3-64/32-55VC High Performance E 2 CMOS In-System Programmable Logic
M4A5-32/32-7JC High Performance E 2 CMOS In-System Programmable Logic
M4A5-32/32-7JI High Performance E 2 CMOS In-System Programmable Logic
M4A5-32/32-7VC High Performance E 2 CMOS In-System Programmable Logic
M4A5-32/32-7VI High Performance E 2 CMOS In-System Programmable Logic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M4A3-96/48-10VC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
M4A3-96/48-10VI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
M4A3-96/48-10VNC 制造商:Lattice Semiconductor Corporation 功能描述:CPLD ispMACH 4A Family 3.75K Gates 96 Macro Cells 83.3MHz/118MHz 3.3V 100-Pin TQFP Tray
M4A3-96/48-12VI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
M4A3-96/48-55VC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 HI PERF E2CMOS PLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100