- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄22071 > M4A3-96/48-10VI (Lattice Semiconductor Corporation)IC CPLD ISP 4A 96MC 100TQFP PDF資料下載
參數(shù)資料
| 型號： | M4A3-96/48-10VI |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 45/62頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD ISP 4A 96MC 100TQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | ispMACH® 4A |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 10.0ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 3.6 V |
| 宏單元數(shù)： | 96 |
| 輸入/輸出數(shù)： | 48 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
ispMACH 4A Family
5
FUNCTIONAL DESCRIPTION
The fundamental architecture of ispMACH 4A devices (Figure 1) consists of multiple, optimized PAL
blocks interconnected by a central switch matrix. The central switch matrix allows communication between
PAL blocks and routes inputs to the PAL blocks. Together, the PAL blocks and central switch matrix allow
the logic designer to create large designs in a single device instead of having to use multiple devices.
The key to being able to make effective use of these devices lies in the interconnect schemes. In the
ispMACH 4A architecture, the macrocells are flexibly coupled to the product terms through the logic
allocator, and the I/O pins are flexibly coupled to the macrocells due to the output switch matrix. In
addition, more input routing options are provided by the input switch matrix. These resources provide the
flexibility needed to fit designs efficiently.
Notes:
1. 16 for ispMACH 4A devices with 1:1 macrocell-I/O cell ratio (see next page).
2. Block clocks do not go to I/O cells in M4A(3,5)-32/32.
3. M4A(3,5)-192, M4A(3,5)-256, M4A3-384, and M4A3-512 have dedicated clock pins which cannot be used as inputs and do not connect to the central switch
matrix.
I/O
Pins
Clock/Input
Pins
Central
Switch
Matrix
I/O
Pins
I/O
Pins
Dedicated
Input Pins
PAL Block
Logic
Allocator
with XOR
Output/
Buried
Macrocells
33/
34/
36
16
Clock
Generator
Logic
Array
Output
Switch
Matrix
Input
Switch
Matrix
I/O
Cells
16
8
Note 1
Note 2
Note 3
4
PAL Block
17466G-001
Figure 1. ispMACH 4A Block Diagram and PAL Block Structure
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAP105J020SCS | CAP TANT 1UF 20V 5% RADIAL |
| ASC30DREN-S93 | CONN EDGECARD 60POS .100 EYELET |
| 10018783-10110TLF | CONN PCI EXPRESS 36POS VERT PCB |
| 10018783-11110TLF | CONN PCI EXPRESS 36POS VERT PCB |
| 5800-471-RC | CHOKE RF HI CURRENT 470UH .315A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M4A445032 | 制造商:Panasonic Industrial Company 功能描述:ESCUTCHEON |
| M4A450017A | 制造商:Panasonic Industrial Company 功能描述:ESCUTCHEON |
| M4A453015 | 制造商:Panasonic Industrial Company 功能描述:ESCUTCHEON SUB: M4A453015A |
| M4A453015A | 制造商:Panasonic Industrial Company 功能描述:ESCUTCHEON |
| M4A454015 | 制造商:Panasonic Industrial Company 功能描述:ESCUTCHEON SUB:M4A454015A |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。