• <thead id="nymd5"><meter id="nymd5"><fieldset id="nymd5"></fieldset></meter></thead>
    參數(shù)資料
    型號: M5-128/120-10YC/1
    廠商: Lattice Semiconductor Corporation
    文件頁數(shù): 9/42頁
    文件大小: 0K
    描述: IC CPLD ISP 128MC 120IO 160PQFP
    標(biāo)準(zhǔn)包裝: 24
    系列: MACH® 5
    可編程類型: 系統(tǒng)內(nèi)可編程
    最大延遲時間 tpd(1): 10.0ns
    電壓電源 - 內(nèi)部: 4.75 V ~ 5.25 V
    宏單元數(shù): 128
    輸入/輸出數(shù): 120
    工作溫度: 0°C ~ 70°C
    安裝類型: 表面貼裝
    封裝/外殼: 160-BQFP
    供應(yīng)商設(shè)備封裝: 160-PQFP(28x28)
    包裝: 托盤
    MACH 5 Family
    17
    BLOCK DIAGRAM — M5(LV)-320/XXX
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Block
    A/Macrocells
    0-15
    Block
    D/Macrocells
    0-15
    Block
    B/Macrocells
    0-15
    Block
    C/Macrocells
    0-15
    Block
    Interconnect
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Block
    A/Macrocells
    0-15
    Block
    D/Macrocells
    0-15
    Block
    B/Macrocells
    0-15
    Block
    C/Macrocells
    0-15
    Block
    Interconnect
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Block
    A/Macrocells
    0-15
    Block
    D/Macrocells
    0-15
    Block
    B/Macrocells
    0-15
    Block
    C/Macrocells
    0-15
    Block
    Interconnect
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Block
    A/Macrocells
    0-15
    Block
    D/Macrocells
    0-15
    Block
    B/Macrocells
    0-15
    Block
    C/Macrocells
    0-15
    Block
    Interconnect
    S
    E
    G
    M
    E
    N
    T
    CLK0
    CLK1
    CLK2
    CLK3
    4
    SEGMENT
    0
    SEGMENT
    4
    SEGMENT
    2
    SEGMENT
    1
    I 0
    I 1
    I 2
    I 3
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Control
    Generator
    64
    PT
    2
    PT
    OE
    I/O
    Cells
    16
    32
    7
    PT
    7
    2
    32
    16
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Macrocells
    Control
    Generator
    64
    PT
    2
    PT
    OE
    16
    32
    7
    PT
    7
    2
    32
    16
    I/O
    Cells
    64
    x
    73
    AND
    Logic
    Array
    and
    Logic
    Allocator
    Block
    A/Macrocells
    0-15
    Block
    D/Macrocells
    0-15
    Block
    B/Macrocells
    0-15
    Block
    C/Macrocells
    0-15
    Block
    Interconnect
    IN
    T
    E
    R
    C
    O
    N
    E
    C
    T
    SEGMENT
    3
    20446G-010
    Select
    devices
    have
    been
    discontinued.
    See
    Ordering
    Information
    section
    for
    product
    status.
    相關(guān)PDF資料
    PDF描述
    EEC31DTEI CONN EDGECARD 62POS .100 EYELET
    EBM08DCAT CONN EDGECARD 16POS R/A .156 SLD
    M5LV-128/68-7VC IC CPLD 128MC 68I/O 100TQFP
    M5LV-128/68-10VI IC CPLD 128MC 68I/O 100TQFP
    VE-B4N-CY-F3 CONVERTER MOD DC/DC 18.5V 50W
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    M51293 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:AUDIO SWITCH
    M51293FP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:AUDIO SWITCH
    M512X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Mega I/O Controller with Plug & Play
    M513 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Tape and Reel Packaging for Surface Mount Components
    M-513-0103 制造商:WECO Electrical Connectors 功能描述: