Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase) C" />
參數(shù)資料
型號(hào): M5-192/120-20YI/1
廠(chǎng)商: Lattice Semiconductor Corporation
文件頁(yè)數(shù): 40/42頁(yè)
文件大小: 0K
描述: IC CPLD ISP 192MC 120IO 160PQFP
標(biāo)準(zhǔn)包裝: 24
系列: MACH® 5
可編程類(lèi)型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 20.0ns
電壓電源 - 內(nèi)部: 4.5 V ~ 5.5 V
宏單元數(shù): 192
輸入/輸出數(shù): 120
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 160-BQFP
供應(yīng)商設(shè)備封裝: 160-PQFP(28x28)
包裝: 托盤(pán)
MACH 5 Family
7
Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)
Clock Line 2 Options
Global clock (0, 1, 2, or 3) with clock enable
Clock Line 3 Options
Complement of clock line 2 (same clock enable)
Product-term clock (if clock line 2 does not use clock enable
The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL
block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be
configured for product term set/reset and two of the three lines can be configured as sum term set/reset and
one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are
generated in the control generator, whether that signal sets or resets a flip-flop is determined within the
individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used
as a latch enable for macrocells configured as latches.
0
1
2
3
0
1
2
3
0
1
2
3
CLKIN
Clock Enable
N (0)
N (1)
OUT
MUX 2TO1
/CLK
F0
/CLK
CLK
CLKEN1
BIPHASE
CLKEN2
OUT
CLK0
CLK1
CLK2
CLK3
CLKIN
Clock Enable
MUX 2TO1
/CLK2
PTCLK
F0
Block
Clocks
0–3
PT (0:3)
PINCLK (0:3)
PT0
PT1
PT2
PT3
MUX 4TO1
IN (0)
IN (1)
IN (2)
IN (3)
OUT
U1
F0
F1
MUX 4TO1
IN (0)
IN (1)
IN (2)
IN (3)
OUT
U2
F0
F1
MUX 4TO1
IN (0)
IN (1)
IN (2)
IN (3)
OUT
U3
F0
F1
MUX
2TO1
MUX 2TO1
F0
20446G-004
Figure 4. Clock Generator
SET2/RST2/LE
Block
Sets/Reset
0–2, LE
PT (0:2)
PT0
PT1
PT2
SET1/RST1
SET0/RST0
MUX 2TO1
OUT
F0
PT1
/PT1(ST)
MUX 2TO1
OUT
F0
PT2
/PT2
20446G-005
Figure 5. Set/Reset Generator
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相關(guān)PDF資料
PDF描述
HIP1012ACB IC CTRLRL HOT PLUG DUAL 14-SOIC
180-015-213R021 CONN DB15 FEML HD DIP SLD NICKEL
HIP1011ECA-T IC CTRLR HOTPLUG DUAL 28-SSOP
HIP1011ECA IC CTRLR HOTPLUG DUAL 28-SSOP
180-015-213R031 CONN DB15 FEML HD DIP SLD NICKEL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M51923 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:DUAL COMPARATOR
M51923FP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:DUAL COMPARATOR
M51923P 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:DUAL COMPARATOR
M51924FP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:QUAD COMPARATOR
M51924P 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:QUAD COMPARATOR