參數(shù)資料
型號： M5-192/68-10VC/1
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 39/42頁
文件大小： 0K
描述： IC CPLD ISP 192MC 68IO 100TQFP
標(biāo)準(zhǔn)包裝： 90
系列： MACH® 5
可編程類型： 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1)： 10.0ns
電壓電源 - 內(nèi)部： 4.75 V ~ 5.25 V
宏單元數(shù)： 192
輸入/輸出數(shù)： 68
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-TQFP（14x14）
包裝： 托盤
6
MACH 5 Family
Macrocells
The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial,
registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R
operation through the use of the XOR gate associated with each macrocell.
Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use
this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12,
respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be
re-directed through the logic allocator to another macrocell. The
I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for
macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried”
macrocells to drive device logic via the matrix.
Control Generator
The control generator provides four configurable clock lines and three configurable set/reset lines to each
macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently
selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin)
clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four
global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive
or negative edge clocking is available as well as advanced clocking features such as
complementary and
biphase clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is
useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and
negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:
Clock Line 0 Options
◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
◆ Product-term clock (A*B*C)
◆ Sum-term clock (A+B+C)
Clock Line 1 Options
◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
◆ Global clock (0, 1, 2, or 3) with negative edge clock enable
Logic
Allocator
5-8
Clusters/
MC
Prog. Polarity
Mode
Selection
Control
Bus
Macrocell
D
Q
20446G-003
Figure 3. Macrocell Diagram
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相關(guān)PDF資料
PDF描述
MAX5969BETE+T IC CTLR INTERFACE W/MOSF 10TDFN
RMM43DTKS CONN EDGECARD 86POS DIP .156 SLD
MAX5969AETE+T IC CTLR INTERFACE W/MOSF 10TDFN
M4A3-384/192-12SAI IC CPLD ISP 4A 384MC 256SBGA
RGM43DTKS CONN EDGECARD 86POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5194 制造商:ROEBUCK 功能描述:WIPES BIOGUARD PK100 制造商:ROEBUCK 功能描述:WIPES, BIOGUARD, PK100
M51943A 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:VOLTAGE DETECTING,SYSTEM RESETTING IC SERIES
M51943AGP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:VOLTAGE DETECTING, SYSTEM RESETTING IC SERIES
M51943AL 制造商:Renesas Electronics 功能描述:Volt Supervisor Detect 4.05V to 4.45V 5-Pin SIP
M51943AML(#TF0J) 制造商:Renesas Electronics Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*