參數(shù)資料
型號: M5-512/256-12SAI
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 39/42頁
文件大?。?/td> 0K
描述: IC CPLD ISP 512MC 256IO 352SBGA
標準包裝: 24
系列: MACH® 5
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 12.0ns
電壓電源 - 內(nèi)部: 4.5 V ~ 5.5 V
宏單元數(shù): 512
輸入/輸出數(shù): 256
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 352-LBGA
供應商設(shè)備封裝: 352-SBGA(35x35)
包裝: 托盤
6
MACH 5 Family
Macrocells
The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial,
registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R
operation through the use of the XOR gate associated with each macrocell.
Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use
this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12,
respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be
re-directed through the logic allocator to another macrocell. The
I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for
macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried”
macrocells to drive device logic via the matrix.
Control Generator
The control generator provides four configurable clock lines and three configurable set/reset lines to each
macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently
selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin)
clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four
global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive
or negative edge clocking is available as well as advanced clocking features such as
complementary and
biphase clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is
useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and
negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:
Clock Line 0 Options
Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
Product-term clock (A*B*C)
Sum-term clock (A+B+C)
Clock Line 1 Options
Global clock (0, 1, 2, or 3) with positive edge clock enable
Global clock (0, 1, 2, or 3) with negative edge clock enable
Logic
Allocator
5-8
Clusters/
MC
Prog. Polarity
Mode
Selection
Control
Bus
Macrocell
D
Q
20446G-003
Figure 3. Macrocell Diagram
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相關(guān)PDF資料
PDF描述
VI-B0R-CY-F3 CONVERTER MOD DC/DC 7.5V 50W
EPM7032LC44-6 IC MAX 7000 CPLD 32 44-PLCC
VI-B0R-CY-F2 CONVERTER MOD DC/DC 7.5V 50W
EBC12DCAT CONN EDGECARD 24POS R/A .100 SLD
ABC31DRAH CONN EDGECARD 62POS .100 R/A DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M55-1253D 制造商: 功能描述: 制造商:undefined 功能描述:
M5513 SL001 制造商:Alpha Wire 功能描述:CBL 19COND 22AWG SLT 1000'
M5513110 制造商:METCASE 功能描述:CASE ALUMINIUM GREY 50X250X250MM 制造商:METCASE 功能描述:CASE, ALUMINIUM, GREY, 50X250X250MM 制造商:METCASE 功能描述:CASE, ALUMINIUM, GREY, 50X250X250MM; Enclosure Type:Instrument; Enclosure Material:Aluminium; Body Colour:Grey; External Height - Imperial:1.97"; External Height - Metric:50mm; External Width - Imperial:9.84"; External Width - ;RoHS Compliant: Yes
M5513110-AL 制造商:OKW ENCLOSURES INC 功能描述:ENCLOSURE; ALUMINUM INSTRUMENT CASE; LT GRAY; 1.968 X 9.842 X 9.842
M5513119 制造商:METCASE 功能描述:CASE ALMNM BLK 50X250X250MM 制造商:METCASE 功能描述:CASE, ALMNM, BLK, 50X250X250MM 制造商:METCASE 功能描述:CASE, ALMNM, BLK, 50X250X250MM; Enclosure Type:Instrument; Enclosure Material:Aluminium; Body Colour:Black; External Height - Imperial:1.97"; External Height - Metric:50mm; External Width - Imperial:9.84"; External Width - ;RoHS Compliant: Yes