- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383302 > M50FW040K5G (意法半導(dǎo)體) 4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M50FW040K5G |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory |
| 中文描述： | 4兆位（512 KB的× 8，均勻塊）3 - V電源供電的閃存固件樞紐 |
| 文件頁(yè)數(shù)： | 20/53頁(yè) |
| 文件大?。?/td> | 278K |
| 代理商： | M50FW040K5G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)
Bus operations
M50FW040
20/53
Table 4.
Figure 6.
FWH Bus Read waveforms
FWH bus Read field definitions
Clock
Cycle
Number
Clock
Cycle
Count
Field
FWH0-
FWH3
Memory
I/O
Description
1
1
START
1101b
I
On the rising edge of CLK with FWH4 Low, the
contents of FWH0-FWH3 indicate the start of a FWH
Read cycle.
2
1
IDSEL
XXXX
I
Indicates which FWH Flash Memory is selected. The
value on FWH0-FWH3 is compared to the IDSEL
strapping on the FWH Flash Memory pins to select
which FWH Flash Memory is being addressed.
3-9
7
ADDR
XXXX
I
A 28-bit address phase is transferred starting with
the most significant nibble first.
10
1
MSIZE
0000b
I
Always 0000b (only single byte transfers are
supported).
11
1
TAR
1111b
I
The host drives FWH0-FWH3 to 1111b to indicate a
turnaround cycle.
12
1
TAR
1111b
(float)
O
The FWH Flash Memory takes control of FWH0-
FWH3 during this cycle.
13-14
2
WSYN
C
0101b
O
The FWH Flash Memory drives FWH0-FWH3 to
0101b (short wait-sync) for two clock cycles,
indicating that the data is not yet available. Two wait-
states are always included.
15
1
RSYN
C
0000b
O
The FWH Flash Memory drives FWH0-FWH3 to
0000b, indicating that data will be available during
the next clock cycle.
16-17
2
DATA
XXXX
O
Data transfer is two CLK cycles, starting with the
least significant nibble.
18
1
TAR
1111b
O
The FWH Flash Memory drives FWH0-FWH3 to
1111b to indicate a turnaround cycle.
19
1
TAR
1111b
(float)
N/A
The FWH Flash Memory floats its outputs, the host
takes control of FWH0-FWH3.
AI03437
CLK
FWH4
FWH0-FWH3
Number of
clock cycles
START
IDSEL
ADDR
MSIZE
TAR
SYNC
DATA
TAR
1
1
7
1
2
3
2
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50FW040K5P | 4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory |
| M50FW040K5TG | 4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory |
| M50FW040K5TP | 4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory |
| M50FW040N5G | 4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory |
| M50FW040N5P | 4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50FW040K5P | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory |
| M50FW040K5T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4 Mbit 512Kb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| M50FW040K5TG | 功能描述:閃存 SERIAL FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類(lèi)型: 接口類(lèi)型:SPI 訪問(wèn)時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M50FW040K5TP | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory |
| M50FW040N | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4 Mbit 512Kb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。