參數(shù)資料
型號(hào): M50LPW002K1T
廠商: 意法半導(dǎo)體
英文描述: 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
中文描述: 2兆位的256Kb × 8,啟動(dòng)塊3V電源低引腳數(shù)快閃記憶體
文件頁(yè)數(shù): 10/39頁(yè)
文件大?。?/td> 258K
代理商: M50LPW002K1T
M50LPW002
10/39
Table 5. Bus Read Field Definitions (LPC Interface)
Figure 5. Bus Read Waveforms (LPC Interface)
Clock
Cycle
Number
Clock
Cycle
Count
Field
LAD0-
LAD3
Memory
I/O
Description
1
1
START
0000b
I
On the rising edge of CLK with LFRAME Low, the contents
of LAD0-LAD3 must be 0000b to indicate the start of a LPC
cycle.
2
1
CYCTY
PE +
DIR
0100b
I
Indicates the type of cycle. Bits 3:2 must be 01b. Bit 1
indicates the direction of transfer: 0b for read. Bit 0 is ‘0’.
3-10
8
ADDR
XXXX
I
A 32-bit address phase is transferred starting with the most
significant nibble first. A23-A31 must be set to 1. A22 = 1 for
Array, A22 = 0 for registers access. For A18-A21 values,
refer to Table 3.
11
1
TAR
1111b
I
The host drives LAD0-LAD3 to 1111b to indicate a
turnaround cycle.
12
1
TAR
1111b
(float)
O
The LPC Flash Memory takes control of LAD0-LAD3 during
this cycle.
13-14
2
WSYNC
0101b
O
The LPC Flash Memory drives LAD0-LAD3 to 0101b (short
wait-sync) for two clock cycles, indicating that the data is not
yet available. Two wait-states are always included.
15
1
RSYNC
0000b
O
The LPC Flash Memory drives LAD0-LAD3 to 0000b,
indicating that data will be available during the next clock
cycle.
16-17
2
DATA
XXXX
O
Data transfer is two CLK cycles, starting with the least
significant nibble.
18
1
TAR
1111b
O
The LPC Flash Memory drives LAD0-LAD3 to 1111b to
indicate a turnaround cycle.
19
1
TAR
1111b
(float)
N/A
The LPC Flash Memory floats its outputs, the host takes
control of LAD0-LAD3.
AI04429
CLK
LFRAME
LAD0-LAD3
Number of
clock cycles
START
CYCTYPE
+ DIR
ADDR
TAR
SYNC
DATA
TAR
1
1
8
2
3
2
2
相關(guān)PDF資料
PDF描述
M50LPW002K5T 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW012 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW012K 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW012K1T 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW040 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M50LPW002K5T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW012 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW012K 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW012K1T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory
M50LPW040 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory