- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377830 > M50LPW002K5T (意法半導(dǎo)體) 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M50LPW002K5T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| 中文描述： | 2兆位的256Kb × 8，啟動(dòng)塊3V電源低引腳數(shù)快閃記憶體 |
| 文件頁數(shù)： | 18/39頁 |
| 文件大小： | 258K |
| 代理商： | M50LPW002K5T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
M50LPW002
18/39
LOW PIN COUNT (LPC) INTERFACE CONFIGURATION REGISTERS
When the Low Pin Count Interface is selected sev-
eral additional registers can be accessed. These
registers control the protection status of the blocks
and read the General Purpose Input pins. See Ta-
ble 12 for an example of the Register Configura-
tion map, valid for the boot memory, i.e. ID0-ID3
floating or driven L
OW
, V
IL
and A18-A21 set to ‘1’.
Lock Registers
The Lock Registers control the protection status of
the blocks. Each block has its own Lock Register.
Three bits within each Lock Register control the
protection of each block, the Write Lock Bit, the
Read Lock Bit and the Lock Down Bit.
The Lock Registers can be read and written,
though care should be taken when writing as, once
the Lock Down Bit is set, ‘1’, further modifications
to the Lock Register cannot be made until cleared,
to ‘0’, by a reset or power-up.
See Table 13 for details on the bit definitions of the
Lock Registers.
Write Lock.
The Write Lock Bit determines
whether the contents of the block can be modified
(using the Program or Erase Command). When
the Write Lock Bit is set, ‘1’, the block is write pro-
tected; any operations that attempt to change the
data in the block will fail and the Status Register
will report the error. When the Write Lock Bit is re-
set, ‘0’, the block is not write protected through the
Lock Register and may be modified unless write
protected through some other means.
When V
PP
is less than V
PPLK
all blocks are pro-
tected and cannot be modified, regardless of the
state of the Write Lock Bit. If Top Block Lock, TBL,
is Low, V
IL
, then the Top Block (Block 6) is write
protected and cannot be modified. Similarly, if
Write Protect, WP, is Low, V
IL
, then the blocks 0 to
5 are write protected and cannot be modified.
After power-up or reset the Write Lock Bit is al-
ways set to ‘1’ (write protected).
Read Lock.
The Read Lock bit determines
whether the contents of the block can be read
(from Read mode). When the Read Lock Bit is set,
‘1’, the block is read protected; any operation that
attempts to read the contents of the block will read
00h instead. When the Read Lock Bit is reset, ‘0’,
read operations in the block return the data pro-
grammed into the block as expected.
After power-up or reset the Read Lock Bit is al-
ways reset to ‘0’ (not read protected).
Lock Down.
The Lock Down Bit provides a
mechanism for protecting software data from sim-
ple hacking and malicious attack. When the Lock
Down Bit is set, ‘1’, further modification to the
Write Lock, Read Lock and Lock Down Bits cannot
be performed. A reset or power-up is required be-
fore changes to these bits can be made. When the
Lock Down Bit is reset, ‘0’, the Write Lock, Read
Lock and Lock Down Bits can be changed.
General Purpose Input Register
The General Purpose Input Register holds the
state of the General Purpose Input pins, GPI0-
GPI4. When this register is read, the state of these
pins is returned. This register is read-only and writ-
ing to it has no effect.
The signals on the General Purpose Input pins
should remain constant throughout the whole Bus
Read cycle in order to guarantee that the correct
data is read.
Table 12. Low Pin Count Register Configuration Map
(1)
Note: 1. This map is referred to the boot memory (ID0-ID3 floating or driven, L
OW
, V
IL
and A18-A21 set to ‘1’).
Mnemonic
Register Name
Memory
Address
Default
Value
Access
T_BLOCK_LK
Top Block Lock Register (Block 6)
FFBFC002h
01h
R/W
T_MINUS01_LK
Top Block [-1] Lock Register (Block 5)
FFBFA002h
01h
R/W
T_MINUS02_LK
Top Block [-2] Lock Register (Block 4)
FFBF8002h
01h
R/W
T_MINUS03_LK
Top Block [-3] Lock Register (Block 3)
FFBF0002h
01h
R/W
T_MINUS04_LK
Top Block [-4] Lock Register (Block 2)
FFBE0002h
01h
R/W
T_MINUS05_LK
Top Block [-5] Lock Register (Block 1)
FFBD0002h
01h
R/W
T_MINUS06_LK
Top Block [-6] Lock Register (Block 0)
FFBC0002h
01h
R/W
GPI_REG
General Purpose Input Register
FFBC0100h
N/A
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50LPW012 | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW012K | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW012K1T | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW040 | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW040K | 4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50LPW012 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW012K | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW012K1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW040 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
| M50LPW040K | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。