- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377831 > M54HC112 (意法半導體) Dual J-K Flip Flop with Preset and Clear(雙J-K觸發(fā)器帶復位和清除端) PDF資料下載
參數(shù)資料
| 型號： | M54HC112 |
| 廠商： | 意法半導體 |
| 英文描述： | Dual J-K Flip Flop with Preset and Clear(雙J-K觸發(fā)器帶復位和清除端) |
| 中文描述： | 雙JK觸發(fā)器拖鞋與預置和清除（雙JK觸發(fā)器帶復位和清除端） |
| 文件頁數(shù)： | 5/11頁 |
| 文件大?。?/td> | 250K |
| 代理商： | M54HC112 |
AC ELECTRICAL CHARACTERISTICS
(C
L
= 50 pF, Input t
r
= t
f
= 6 ns)
Symbol
Parameter
Test Conditions
Value
-40 to 85
o
C
74HC
Min.
Unit
V
CC
(V)
T
A
= 25
o
C
54HC and 74HC
Min.
Typ.
30
-55 to 125
o
C
54HC
Min.
Max.
75
15
13
125
25
21
135
27
23
Max.
95
19
16
155
31
26
170
34
29
Max.
110
22
19
190
38
32
205
41
35
t
TLH
t
THL
Output Transition
Time
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
ns
8
7
t
PLH
t
PHL
Propagation
Delay Time
(CK - Q, Q)
52
16
14
68
17
14
16
68
79
20
5
4
20
5
4
28
7
6
ns
t
PLH
t
PHL
Propagation
Delay Time
(CLR, PR - Q, Q)
ns
f
MAX
Maximum Clock
Frequency
8
40
47
6.4
32
38
5.4
27
32
MHz
t
W(H)
t
W(L)
Minimum Pulse
Width
(CLOCK)
75
15
13
75
15
13
75
15
13
0
0
0
50
10
9
10
95
19
16
95
19
16
95
19
16
0
0
0
60
12
10
10
110
22
19
110
22
19
110
22
19
0
0
0
70
14
12
10
ns
t
W(L)
Minimum Pulse
Width
(CLR, PR)
ns
t
s
Minimum Set-up
Time
ns
t
h
Minimum Hold
Time
ns
t
REM
Minimum
Removal Time
(CLR, PR)
24
4
3
5
33
ns
C
IN
Input Capacitance
Power Dissipation
Capacitance
pF
C
PD
(*)
pF
(*) C
PD
isdefined asthe value ofthe IC’sinternal equivalent capactance which is calculated from the operating current consumption without load.
(Refer to Test Circuit).Average operting current can be obtained by thefollowingequation. I
CC
(opr) = C
PD
V
CC
f
IN
+ I
CC
/2(per FLIP/FLOP)
M54/M74HC112
5/11
相關PDF資料 |
PDF描述 |
|---|---|
| M54HC113 | Dual J-K Flip Flop with Preset(雙J-K觸發(fā)器帶復位) |
| M54HC11 | Triple 3-Input AND Gate(三3輸入與門) |
| M54HC151F1R | 8 CHANNEL MULTIPLEXER |
| M54HC151 | 8 Channel Multiplexer(八通道多路復用器) |
| M54HC155 | Dual 2 to 4 Line Decoder 3 to 8 Line Decoder(雙2-4線譯碼器或3-8線譯碼器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M54HC112_04 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RAD-HARD DUAL J-K FLIP FLOP WITH PRESET AND CLEAR |
| M54HC112D | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RAD-HARD DUAL J-K FLIP FLOP WITH PRESET AND CLEAR |
| M54HC112D1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RAD-HARD DUAL J-K FLIP FLOP WITH PRESET AND CLEAR |
| M54HC112F1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL J-K FLIP FLOP WITH PRESET AND CLEAR |
| M54HC112K | 制造商:STMicroelectronics 功能描述:LOGIC, 5VOLTSFLIP FLOPDUAL J-K FF + PRESET + CLEARFLAT-16 SO - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。