參數資料
型號: M5LV-128/104-7VC
廠商: Lattice Semiconductor Corporation
文件頁數: 4/42頁
文件大?。?/td> 0K
描述: IC CPLD 128MC 104I/O 144TQFP
標準包裝: 60
系列: MACH® 5
可編程類型: 系統內可編程
最大延遲時間 tpd(1): 7.5ns
電壓電源 - 內部: 3 V ~ 3.6 V
宏單元數: 128
輸入/輸出數: 104
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應商設備封裝: 144-TQFP(20x20)
包裝: 托盤
12
MACH 5 Family
SECURITY BIT
A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of
the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by
a device programmer, securing proprietary designs from competitors. Programming and verification are also
defeated by the security bit. The bit can only be reset by erasing the entire device.
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相關PDF資料
PDF描述
HIP1013CB-T IC CTRLR HOTPLUG DUAL 14-SOIC
182-037-213R531 CONN DB37 FEMAL .318" R/A NICKEL
MIC39501-1.8BU IC REG LDO 1.8V 5A TO-263-5
172-E25-101R011 CONN DB25 MALE SOLDER CUP CHROME
TAP106M010FCS CAP TANT 10UF 10V 20% RADIAL
相關代理商/技術參數
參數描述
M5LV-256/104-10AC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10AI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10HC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10HI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10VC 功能描述:CPLD - 復雜可編程邏輯器件 PROGRAM HI DENSITY CPLD RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100