- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370973 > M5M4V16G50DFP-12 (Mitsubishi Electric Corporation) 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM PDF資料下載
參數(shù)資料
| 型號： | M5M4V16G50DFP-12 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM |
| 中文描述： | 1,600（2 -銀行甲262144字× 32位）同步圖形RAM |
| 文件頁數(shù)： | 6/33頁 |
| 文件大?。?/td> | 167K |
| 代理商： | M5M4V16G50DFP-12 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
M5M4V16G50DFP -8, -10, -12
Jan'97
Preliminary
MITSUBISHI LSIs
16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
MITSUBISHI ELECTRIC
SGRAM (Rev. 0.0)
Auto-Refresh (REFA) [/CS, /RAS, /CAS, DSF = L, /WE, CKE = H]
REFA command starts auto-refresh cycle. Refresh address including bank address are generated inter-
nally. After this command, the banks are precharged automatically. Both banks must be precharged
before this command can begin.
Self-Refresh (REFS) [/CS, /RAS, /CAS, DSF, CKE = L, /WE = H]
REFS command starts self-refresh cycle. The self-refresh cycle will continue while CKE remains low.
When CKE goes high, self-refresh is exited. Refresh address including bank address are generated inter-
nally. After this command, the banks are precharged automatically. Both banks must be precharged
before this command can begin.
Burst Terminate (TERM) [/CS, /WE, DSF = L, /RAS, /CAS = H]
TERM command stops the current burst operation. During read cycles, burst data stops after CAS
latency is met.
No Operation (NOP) [/CS, DSF = L, /RAS, /CAS, /WE = H]
NOP command does not perform any operation on the SGRAM.
Mode Register Set (MRS) [/CS, /WE, /RAS, /CAS, DSF = L]
MRS command loads the mode register that defines how the device operates. The address pins, A0 -
A10, are used as input pins for the mode register data. This command must be issued after power-on to
initialize the SGRAM. The mode register can only be set when both banks are idle. During the two
cycles following this command, the SGRAM cannot accept any other commands.
Special Register Set (SRS) [/CS, /WE, /RAS, /CAS = L, DSF = H]
SRS command sets the color and mask registers. During the two cycles following this command, the
SGRAM cannot accept any other commands.
Masked Block Write (BW) [/CS, /CAS, /WE = L, /RAS, DSF = H]
BW command starts the 8 column Block Write function. Burst Length = 1 is assumed. Write data
comes from the color register and column address mask data is applied on the DQs. When A9 = H at
this command, the bank is deactivated after the burst write (auto-precharge,
BWA
).
BASIC FUNCTIONS (continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M5M4V16G50DFP-8 | 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM |
| M5M4V64S20ATP-10 | 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM |
| M5M4V64S20ATP-10L | 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM |
| M5M4V64S20ATP-12 | 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM |
| M5M4V64S20ATP-8 | 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M5M4V16G50DFP-8 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM |
| M5M4V17400CTP-60 | 制造商:Mitsubishi Electric 功能描述: |
| M5M4V18165CJ-7S | 制造商:MITSUBI 功能描述:Electronic Component |
| M5M4V4169TP20 | 制造商:MITSU 功能描述: |
| M5M4V4265CJ | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:EDO (HYPER PAGE) MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。