M66592F P/W G
Rev 1.00 2004.10.01 page 6 of 125
State of pin *7)
Category Pin name
Name
I/O
Function
Pin
count
(Pin nos.)
RST_N=”
L”
RST_N
goes “H”
PCUT=1
RST_N
Reset signal
IN
At “L” level, the controller is initialized.
1
(63)
Input
(L)
Input
(H)
Input
(H)
System
control
TEST
Test signal
IN
This should be fixed at “L” or open.
1
(16)
DP
USB D+ data
I/O
This should be connected to the D+ pin of
the USB bus.
1
(4)
Input
(Hi-z)
Input
(Hi-z)
Input
(Hi-z)
USB bus
interface
DM
USB D- data
I/O
This should be connected to the D- pin of
the USB bus.
1
(3)
Input
(Hi-z)
Input
(Hi-z)
Input
(Hi-z)
VBUS
monitor
input
VBUS
VBUS input
IN
This should be connected directly to the
Vbus of the USB bus. The connected or
disconnected state of the Vbus can be
detected. If This pin is not connectted with
Vbus of a USB bus, connect it with 5V.
1
(5)
Input
(Hi-z)
Input
(Hi-z)
Input
(Hi-z)
Reference
resistance
REFRIN
Reference input IN
This should be connected to AFEA33G
through a 5.6 k±1% resistance.
1
(8)
AFEA33V
Transceiver unit
analog power
supply
-
This should be connected to 3.3 V.
1
(12)
AFEA33G
Transceiver unit
analog GND
-
1
(9)
AFED33V
Transceiver unit
digital power
supply
-
This should be connected to 3.3 V.
1
(2)
AFED33G
Transceiver unit
digital GND
-
1
(1)
AFEA15V
Transceiver unit
analog 1.5 V
power supply
-
This should be connected to 1.5 V.
1
(6)
AFEA15G
Transceiver unit
analog GND
-
1
(7)
AFED15V
Transceiver unit
digital 1.5 V
power supply
-
This should be connected to 1.5 V.
1
(13)
AFED15G
Transceiver unit
digital GND
-
1
(14)
VDD
Core power
supply
-
This should be connected to 1.5 V.
1
(40)
VIF
IO power supply -
This should be connected to 3.3 V or 1.8
V.
3
(15, 42,
64)
Power
supply /
GND
DGND
Digital GND
-
1
(41)
*1) The “L” active and “H” active states of these pins can be specified using the control program for the user system.
”_N” indicates that the “L” active state is the default state.
*2) DSTB0_N and DACK1_N are assigned to the same pin, so the functions of one or the other are valid.
*3) The input level of the MPBUS pin needs to be established just before the end of H/W reset. Also, this should not
be switched during operation.
*4) When CS_N and RD_N are “L”, these pins output “H” or “L”.
*5) If MPBUS is “H”, these pins can be made to open.
*6) CS_N, WR0_N, and WR1_N should be kept as (a) or (b) during RST_N=”L” (from RST_N goes "L" to right after
RST_N goes "H").
(a) CS_N=”H”
(b) WR0_N=”H” and WR1_N=”H”
*7) Discription of “State of pin”
(a) Input : Pins are Hi-z state. Please do not make it “open” on a board.
(b) Input(Hi-z) : Pins are Hi-z state. Pins can be “open” on a board.
(c) H, L, H/L : Output states is shown.
*8) These pins are in an inactive state.