- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359089 > M68AW127BM70MC6T (意法半導(dǎo)體) 1Mbit 128K x8, 3.0V Asynchronous SRAM PDF資料下載
參數(shù)資料
| 型號： | M68AW127BM70MC6T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 1Mbit 128K x8, 3.0V Asynchronous SRAM |
| 中文描述： | 1Mbit的128K的× 8，3.0V異步SRAM |
| 文件頁數(shù)： | 19/20頁 |
| 文件大?。?/td> | 327K |
| 代理商： | M68AW127BM70MC6T |
19/20
M68AW127B
REVISION HISTORY
Table 14. Document Revision History
Date
Version
Revision Details
January 2002
1.0
First Issue
09-May-2002
2.0
DC Characteristics table clarified (Table 5)
E1 Controlled, Low V
CC
Data Retention AC Waveforms clarified (Figure 13)
Low V
CC
Data Retention Characteristics table clarified (Table 9)
Ordering Information Scheme clarified (Table 13)
01-Jul-2002
3.0
70ns speed class added
SO32 and TSOP32 8x13.4mm package options added
11-Sep-2002
4.0
Commercial code clarified
02-Oct-2002
4.1
Title and header layout modified.
09-Oct-2002
4.2
Commercial code modified.
16-Apr-2003
4.3
Label corrected on “E2 Controlled, Low V
CC
Data Retention AC Waveforms” figure
21-Aug-2003
4.4
TSOP Package connections modified (Figure 5)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M68AW127BM70N1T | 1Mbit 128K x8, 3.0V Asynchronous SRAM |
| M68AW127BM70N6T | 1Mbit 128K x8, 3.0V Asynchronous SRAM |
| M68AW127BMC | Hex Inverters 14-TSSOP -40 to 85 |
| M68AW127BN | 1Mbit 128K x8, 3.0V Asynchronous SRAM |
| M68AW127 | 1Mbit 128K x8, 3.0V Asynchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M68AW127BM70MC6U | 制造商:STMicroelectronics 功能描述: |
| M68AW127BM70N1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1Mbit 128K x8, 3.0V Asynchronous SRAM |
| M68AW127BM70N6 | 制造商:STMicroelectronics 功能描述: |
| M68AW127BM70N6T | 制造商:STMicroelectronics 功能描述: |
| M68AW127BM70NK1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1Mbit 128K x8, 3.0V Asynchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。