- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359092 > M74HC107 (意法半導體) DUAL J-K FLIP FLOP WITH CLEAR PDF資料下載
參數(shù)資料
| 型號： | M74HC107 |
| 廠商： | 意法半導體 |
| 英文描述： | DUAL J-K FLIP FLOP WITH CLEAR |
| 中文描述： | 雙JK觸發(fā)器亂竄清除 |
| 文件頁數(shù)： | 5/11頁 |
| 文件大?。?/td> | 248K |
| 代理商： | M74HC107 |
AC ELECTRICAL CHARACTERISTICS
(C
L
= 50 pF, Input t
r
= t
f
= 6 ns)
Symbol
Parameter
Test Conditions
Value
-40 to 85
o
C
74HC
Min.
Unit
V
CC
(V)
T
A
= 25
o
C
54HC and 74HC
Min.
Typ.
30
-55 to 125
o
C
54HC
Min.
Max.
75
15
13
125
25
21
140
28
24
Max.
95
19
16
155
31
26
175
35
30
Max.
110
22
19
190
38
32
210
42
36
t
TLH
t
THL
Output Transition
Time
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
ns
8
7
t
PLH
t
PHL
Propagation
Delay Time
(CK - Q, Q)
48
14
12
52
15
13
23
70
80
20
5
4
20
5
4
28
7
6
ns
t
PLH
t
PHL
Propagation
Delay Time
(CLR - Q, Q)
ns
f
MAX
Maximum Clock
Frequency
6.2
31
37
5.0
25
30
4.2
21
25
MHz
t
W(H)
t
W(L)
Minimum Pulse
Width
(CLOCK)
75
15
13
75
15
13
75
15
13
0
0
0
25
5
5
10
95
19
16
95
19
16
95
19
16
0
0
0
30
6
5
10
110
22
19
110
22
19
110
22
19
0
0
0
40
8
7
10
ns
t
W(L)
Minimum Pulse
Width
(CLR)
ns
t
s
Minimum Set-up
Time
ns
t
h
Minimum Hold
Time
ns
t
REM
Minimum
Removal Time
(CLR)
ns
C
IN
Input Capacitance
Power Dissipation
Capacitance
5
pF
C
PD
(*)
32
pF
(*) C
PD
isdefined asthe value ofthe IC’sinternal equivalent capactance which is calculated from the operating current consumption without load.
(Refer to Test Circuit).Average operting current can be obtained by thefollowingequation. I
CC
(opr) = C
PD
V
CC
f
IN
+ I
CC
/2(per FLIP/FLOP)
M54/M74HC107
5/11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M74HC107M1R | DUAL J-K FLIP FLOP WITH CLEAR |
| M74HC109 | DUAL J-K FLIP FLOP WITH PRESET AND CLEAR |
| M74HC109C1R | DUAL J-K FLIP FLOP WITH PRESET AND CLEAR |
| M74HC109M1R | DUAL J-K FLIP FLOP WITH PRESET AND CLEAR |
| M74HC109B1R | DUAL J-K FLIP FLOP WITH PRESET AND CLEAR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M74HC107B1 | 制造商:STMicroelectronics 功能描述:HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 |
| M74HC107B1R | 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| M74HC107B1R | 制造商:STMicroelectronics 功能描述:IC 74HC CMOS 74HC107 DIP14 6V |
| M74HC107C1R | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL J-K FLIP FLOP WITH CLEAR |
| M74HC107M1R | 功能描述:觸發(fā)器 Dual J-K Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。