- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄359114 > M93S56-DS3TG (意法半導(dǎo)體) Quadruple 2-Input Positive-NAND Gates 14-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | M93S56-DS3TG |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Quadruple 2-Input Positive-NAND Gates 14-SOIC -40 to 85 |
| 中文描述： | 4Kbit，2Kbit和1Kbit 16位寬MICROWIRE串行EEPROM的訪問(wèn)與街區(qū)保護(hù) |
| 文件頁(yè)數(shù)： | 15/34頁(yè) |
| 文件大?。?/td> | 525K |
| 代理商： | M93S56-DS3TG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
15/34
M93S66, M93S56, M93S46
ing the Protection Register Write (PRWRITE) in-
struction. When the OTP bit is set, the Ready/Busy
status cannot appear on Serial Data Output (Q).
When the OTP bit is not set, the Busy status ap-
pears on Serial Data Output (Q).
Note: A Protection Register Enable (PREN) in-
struction must immediately precede the Protection
Register Disable (PRDS) instruction.
COMMON I/O OPERATION
Serial Data Output (Q) and Serial Data Input (D)
can be connected together, through a current lim-
iting resistor, to form a common, single-wire data
bus. Some precautions must be taken when oper-
ating the memory in this way, mostly to prevent a
short circuit current from flowing when the last ad-
dress bit (A0) clashes with the first data bit on Se-
rial Data Output (Q). Please see the application
note
AN394
for details.
Figure 8. Write Sequence with One Clock Glitch
CLOCK PULSE COUNTER
In a noisy environment, the number of pulses re-
ceived on Serial Clock (C) may be greater than the
number delivered by the Bus Master (the micro-
controller). This can lead to a misalignment of the
instruction of one or more bits (as shown in
Figure
8.
) and may lead to the writing of erroneous data
at an erroneous address.
To combat this problem, the M93Sx6 has an on-
chip counter that counts the clock pulses from the
start bit until the falling edge of the Chip Select In-
put (S). If the number of clock pulses received is
not the number expected, the WRITE, PAWRITE,
WRALL, PRWRITE or PRCLEAR instruction is
aborted, and the contents of the memory are not
modified.
The number of clock cycles expected for each in-
struction, and for each member of the M93Sx6
family, are summarized in
Table 2.
to
Table 3.
. For
example, a Write Data to Memory (WRITE) in-
struction on the M93S56 (or M93S66) expects 27
clock cycles from the start bit to the falling edge of
Chip Select Input (S). That is:
1 Start bit
+ 2 Op-code bits
+ 8 Address bits
+ 16 Data bits
AI01395
S
An-1
C
D
WRITE
START
D0
"1"
"0"
An
Glitch
An-2
ADDRESS AND DATA
ARE SHIFTED BY ONE BIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M93S56-DS3T | Quadruple 2-Input Positive-NAND Gates 14-SOIC -40 to 85 |
| M93S56-DS3P | Quadruple 2-Input Positive-NAND Gates 14-SOIC -40 to 85 |
| M93S56-DS3G | Quadruple 2-Input Positive-NAND Gates 14-SSOP -40 to 85 |
| M93S56-DS3 | Quadruple 2-Input Positive-NAND Gates 14-SSOP -40 to 85 |
| M93S56-BN6TP | Quadruple 2-Input Positive-NAND Gates 14-SSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M93S56-DS3TP | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-DS6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-DS6G | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-DS6P | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-DS6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。