- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359113 > M93S56-WDW3G (意法半導(dǎo)體) Triple 3-Input Positive-AND Gates 14-PDIP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | M93S56-WDW3G |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Triple 3-Input Positive-AND Gates 14-PDIP -40 to 85 |
| 中文描述： | 4Kbit，2Kbit和1Kbit 16位寬MICROWIRE串行EEPROM的訪問與街區(qū)保護(hù) |
| 文件頁數(shù)： | 24/34頁 |
| 文件大小： | 525K |
| 代理商： | M93S56-WDW3G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
M93S66, M93S56, M93S46
24/34
Table 18. AC Characteristics (M93Sx6-W, Device Grade 3)
Note: 1. t
CHCL
+ t
CLCH
≥
1 / f
C
.
2. Chip Select Input (S) must be brought Low for a minimum of tSLSH between consecutive instruction cycles.
3. New product: identified by Process Identification letter W or G.
Test conditions specified in
Table 9.
and
Table 6.
Symbol
Alt.
Parameter
Min.
3
Max.
3
Unit
f
C
f
SK
Clock Frequency
D.C.
2
MHz
t
PRVCH
t
PRES
Protect Enable Valid to Clock High
50
ns
t
WVCH
t
PES
Write Enable Valid to Clock High
50
ns
t
CLPRX
t
PREH
Clock Low to Protect Enable Transition
0
ns
t
SLWX
t
PEH
Chip Select Low to Write Enable Transition
250
ns
t
SLCH
Chip Select Low to Clock High
50
ns
t
SHCH
t
CSS
Chip Select Set-up Time
50
ns
t
SLSH2
t
CS
Chip Select Low to Chip Select High
200
ns
t
CHCL1
t
SKH
Clock High Time
200
ns
t
CLCH1
t
SKL
Clock Low Time
200
ns
t
DVCH
t
DIS
Data In Set-up Time
50
ns
t
CHDX
t
DIH
Data In Hold Time
50
ns
t
CLSH
t
SKS
Clock Set-up Time (relative to S)
50
ns
t
CLSL
t
CSH
Chip Select Hold Time
0
ns
t
SHQV
t
SV
Chip Select to Ready/Busy Status
200
ns
t
SLQZ
t
DF
Chip Select Low to Output Hi-Z
100
ns
t
CHQL
t
PD0
Delay to Output Low
200
ns
t
CHQV
t
PD1
Delay to Output Valid
200
ns
t
W
t
WP
Erase/Write Cycle time
5
ms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M93S56-WDS6TP | 4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-WDS6TG | Triple 3-Input Positive-AND Gates 14-SOIC -40 to 85 |
| M93S56-WDS6T | Triple 3-Input Positive-AND Gates 14-SOIC -40 to 85 |
| M93S56-WDS6P | 4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-WDS6G | Triple 3-Input Positive-AND Gates 14-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M93S56-WDW3P | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-WDW3T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-WDW3TG | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-WDW3TP | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
| M93S56-WDW6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit 16-bit wide MICROWIRE Serial Access EEPROM with Block Protection |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。