參數資料
型號: M95020-SBN6T
廠商: 意法半導體
元件分類: DRAM
英文描述: 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
中文描述: 4Kbit,2Kbit和1Kbit SPI總線串行EEPROM的高速時鐘
文件頁數: 6/37頁
文件大小: 586K
代理商: M95020-SBN6T
M95040, M95020, M95010
6/37
SIGNAL DESCRIPTION
During all operations, V
CC
must be held stable and
within the specified valid range: V
CC
(min) to
V
CC
(max).
All of the input and output signals can be held High
or Low (according to voltages of V
IH
, V
OH
, V
IL
or
V
OL
, as specified in
Table 13.
to
Table 17.
). These
signals are described next.
Serial Data Output (Q).
This output signal is
used to transfer data serially out of the device.
Data is shifted out on the falling edge of Serial
Clock (C).
Serial Data Input (D).
This input signal is used to
transfer data serially into the device. It receives in-
structions, addresses, and the data to be written.
Values are latched on the rising edge of Serial
Clock (C).
Serial Clock (C).
This input signal provides the
timing of the serial interface. Instructions, address-
es, or data present at Serial Data Input (D) are
latched on the rising edge of Serial Clock (C). Data
on Serial Data Output (Q) changes after the falling
edge of Serial Clock (C).
Chip Select (S).
When this input signal is High,
the device is deselected and Serial Data Output
(Q) is at high impedance. Unless an internal Write
cycle is in progress, the device will be in the Stand-
by Power mode. Driving Chip Select (S) Low se-
lects the device, placing it in the Active Power
mode.
After Power-up, a falling edge on Chip Select (S)
is required prior to the start of any instruction.
Hold (HOLD).
The Hold (HOLD) signal is used to
pause any serial communications with the device
without deselecting the device.
During the Hold condition, the Serial Data Output
(Q) is high impedance, and Serial Data Input (D)
and Serial Clock (C) are Don’t Care.
To start the Hold condition, the device must be se-
lected, with Chip Select (S) driven Low.
Write Protect (W).
This input signal is used to
control whether the memory is write protected.
When Write Protect (W) is held Low, writes to the
memory are disabled, but other operations remain
enabled. Write Protect (W) must either be driven
High or Low, but must not be left floating.
相關PDF資料
PDF描述
M95020-SBN5T 9-Bit Bus-Interface Flip-Flops With 3-State Outputs 24-PDIP -40 to 85
M95020-SBN3T 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-RMN6TP 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-RMN6TG 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-RMN3TG 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
相關代理商/技術參數
參數描述
M95020-SDW3T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-SDW5T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-SDW6T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-SMN3T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-SMN5T 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock