- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359116 > M95020-WBN6G (意法半導(dǎo)體) 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock PDF資料下載
參數(shù)資料
| 型號(hào)： | M95020-WBN6G |
| 廠(chǎng)商： | 意法半導(dǎo)體 |
| 元件分類(lèi)： | EEPROM |
| 英文描述： | 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
| 中文描述： | 4Kbit，2Kbit和1Kbit SPI總線(xiàn)串行EEPROM的高速時(shí)鐘 |
| 文件頁(yè)數(shù)： | 13/37頁(yè) |
| 文件大?。?/td> | 586K |
| 代理商： | M95020-WBN6G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
13/37
M95040, M95020, M95010
Write Enable (WREN)
The Write Enable Latch (WEL) bit must be set pri-
or to each WRITE and WRSR instruction. The only
way to do this is to send a Write Enable instruction
to the device.
As shown in
Figure 8.
, to send this instruction to
the device, Chip Select (S) is driven Low, and the
bits of the instruction byte are shifted in, on Serial
Data Input (D). The device then enters a wait
state. It waits for a the device to be deselected, by
Chip Select (S) being driven High.
Figure 8. Write Enable (WREN) Sequence
Write Disable (WRDI)
One way of resetting the Write Enable Latch
(WEL) bit is to send a Write Disable instruction to
the device.
As shown in
Figure 9.
, to send this instruction to
the device, Chip Select (S) is driven Low, and the
bits of the instruction byte are shifted in, on Serial
Data Input (D).
The device then enters a wait state. It waits for a
the device to be deselected, by Chip Select (S) be-
ing driven High.
The Write Enable Latch (WEL) bit, in fact, be-
comes reset by any of the following events:
–
Power-up
–
WRDI instruction execution
–
WRSR instruction completion
–
WRITE instruction completion
–
Write Protect (W) line being held Low.
Figure 9. Write Disable (WRDI) Sequence
C
D
AI01441D
S
Q
2
1
3
4
5
6
7
High Impedance
0
Instruction
C
D
AI03790D
S
Q
2
1
3
4
5
6
7
High Impedance
0
Instruction
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M95020-WBN6 | 10-Bit Buffers/Drivers With 3-State Outputs 24-SOIC -40 to 85 |
| M95020-WBN3P | 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95020-WBN3G | Scan Test Devices With Octal Bus Transceivers 24-SOIC -40 to 85 |
| M95020-SMN6T | Scan Test Devices With Octal Bus Transceivers 24-SOIC -40 to 85 |
| M95020-SMN5T | Scan Test Devices With Octal Bus Transceivers 24-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M95020-WBN6G/W | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95020-WBN6P | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95020-WBN6P/W | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95020-WBN6T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95020-WBN6T/W | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。