參數(shù)資料
型號(hào)： M95020-WDW6P
廠商： 意法半導(dǎo)體
元件分類(lèi)： DRAM
英文描述： 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
中文描述： 4Kbit，2Kbit和1Kbit SPI總線串行EEPROM的高速時(shí)鐘
文件頁(yè)數(shù)： 6/37頁(yè)
文件大?。?/td> 586K
代理商： M95020-WDW6P
M95040, M95020, M95010
6/37
SIGNAL DESCRIPTION
During all operations, V
CC
must be held stable and
within the specified valid range: V
CC
(min) to
V
CC
(max).
All of the input and output signals can be held High
or Low (according to voltages of V
IH
, V
OH
, V
IL
or
V
OL
, as specified in
Table 13.
to
Table 17.
). These
signals are described next.
Serial Data Output (Q).
This output signal is
used to transfer data serially out of the device.
Data is shifted out on the falling edge of Serial
Clock (C).
Serial Data Input (D).
This input signal is used to
transfer data serially into the device. It receives in-
structions, addresses, and the data to be written.
Values are latched on the rising edge of Serial
Clock (C).
Serial Clock (C).
This input signal provides the
timing of the serial interface. Instructions, address-
es, or data present at Serial Data Input (D) are
latched on the rising edge of Serial Clock (C). Data
on Serial Data Output (Q) changes after the falling
edge of Serial Clock (C).
Chip Select (S).
When this input signal is High,
the device is deselected and Serial Data Output
(Q) is at high impedance. Unless an internal Write
cycle is in progress, the device will be in the Stand-
by Power mode. Driving Chip Select (S) Low se-
lects the device, placing it in the Active Power
mode.
After Power-up, a falling edge on Chip Select (S)
is required prior to the start of any instruction.
Hold (HOLD).
The Hold (HOLD) signal is used to
pause any serial communications with the device
without deselecting the device.
During the Hold condition, the Serial Data Output
(Q) is high impedance, and Serial Data Input (D)
and Serial Clock (C) are Don’t Care.
To start the Hold condition, the device must be se-
lected, with Chip Select (S) driven Low.
Write Protect (W).
This input signal is used to
control whether the memory is write protected.
When Write Protect (W) is held Low, writes to the
memory are disabled, but other operations remain
enabled. Write Protect (W) must either be driven
High or Low, but must not be left floating.
相關(guān)PDF資料
PDF描述
M95020-WDW6T 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-WDW6TG 8-Bit to 9-Bit Parity Bus Transceivers 24-PDIP -40 to 85
M95020-WDW6TP 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-WMN3TG 10-Bit Bus-Interface D-Type Latches With 3-State Outputs 24-SOIC -40 to 85
M95020-WMN3TP 4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M95020-WDW6P/W 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-WDW6T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-WDW6T/W 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-WDW6TG 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
M95020-WDW6TG/W 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*