- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377840 > M95040 (意法半導(dǎo)體) 4K Serial SPI EEPROM with High Speed Clock and Positive Clock Strobe(帶高速時(shí)鐘和正向時(shí)鐘選通的4K串聯(lián)SPI EEPROM) PDF資料下載
參數(shù)資料
| 型號(hào)： | M95040 |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 4K Serial SPI EEPROM with High Speed Clock and Positive Clock Strobe(帶高速時(shí)鐘和正向時(shí)鐘選通的4K串聯(lián)SPI EEPROM) |
| 中文描述： | 4K的串行SPI EEPROM，帶有高速時(shí)鐘和積極的時(shí)鐘選通（帶高速時(shí)鐘和正向時(shí)鐘選通的4K的串聯(lián)的SPI EEPROM的） |
| 文件頁(yè)數(shù)： | 3/20頁(yè) |
| 文件大?。?/td> | 151K |
| 代理商： | M95040 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AI01438
C
C
MSB
LSB
CPHA
D or Q
0
1
CPOL
0
1
Figure 3. Data and Clock Timing
AI00869
SPI Interface with
(CPOL, CPHA) =
('0', '0') or ('1', '1')
MICROCONTROLLER
(ST6, ST7, ST9, ST10, OTHERS)
M95xx0
SCK
SDI
SDO
C
Q
D
Figure 4. Microcontroller and SPI Interface Set-up
Serial Clock (C).
The serial clock provides the
timing of the serial interface. Instructions, ad-
dresses, or data present at the input pin are latched
on the rising edge of the clock input, while data on
the Q pin changes after the falling edge of the clock
input.
Chip Select (S).
When S is high, the Memory is
deselected and the Q output pin is at high imped-
ance and, unless an internal write operation is
underway the Memory will be in the standby power
mode. S low enables the Memory, placing it in the
active power mode. For a safe design, it should be
noted that during power up, the S input must be
driven constantly high (or low) but must NOT be left
floating until the supplied voltage reaches the
specified V
CC
value. After power up, a high to low
transition on S is required prior to the start of any
operation.
Write Protect (W).
This pin is for hardware write
protection. When W is low, writes to the Memory
are disabled but any other operations stay enabled.
When W is high, all writes operations are available.
W going low at any time before the last bit D0 of
the data stream will reset the write enable latch and
prevent programming. No action on W or on the
write enable latch can interrupt a write cycle which
has commenced.
3/20
M95040, M95020, M95010
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M95010 | 1K Serial SPI EEPROM with High Speed Clock and Positive Clock Strobe(帶高速時(shí)鐘和正向時(shí)鐘選通的1K串聯(lián)SPI EEPROM) |
| M95080-R | 16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock |
| M95080-W | 16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock |
| M95160-R | 16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock |
| M95160-W | 16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M95040_06 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4 Kbit, 2 Kbit and 1 Kbit Serial SPI bus EEPROM with high speed Clock |
| M95040_08 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4 Kbit, 2 Kbit and 1 Kbit serial SPI bus EEPROM with high-speed clock |
| M95040_09 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4 Kbit, 2 Kbit and 1 Kbit serial SPI bus EEPROM with high-speed clock |
| M950400WMN6T | 制造商:ST MICRO 功能描述:New |
| M95040BN | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:4Kbit, 2Kbit and 1Kbit Serial SPI Bus EEPROM With High Speed Clock |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。