- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359118 > M95080-MB6 (意法半導(dǎo)體) 16Kbit and 8Kbit Serial SPI Bus EEPROM With High Speed Clock PDF資料下載
參數(shù)資料
| 型號(hào)： | M95080-MB6 |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | DRAM |
| 英文描述： | 16Kbit and 8Kbit Serial SPI Bus EEPROM With High Speed Clock |
| 中文描述： | 16Kbit和8Kbit SPI總線串行EEPROM的高速時(shí)鐘 |
| 文件頁數(shù)： | 7/39頁 |
| 文件大?。?/td> | 590K |
| 代理商： | M95080-MB6 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
7/39
M95640, M95320
CONNECTING TO THE SPI BUS
These devices are fully compatible with the SPI
protocol.
All instructions, addresses and input data bytes
are shifted in to the device, most significant bit
first. The Serial Data Input (D) is sampled on the
first rising edge of the Serial Clock (C) after Chip
Select (S) goes Low.
All output data bytes are shifted out of the device,
most significant bit first. The Serial Data Output
(Q) is latched on the first falling edge of the Serial
Clock (C) after the instruction (such as the Read
from Memory Array and Read Status Register in-
structions) have been clocked into the device.
Figure 5 shows three devices, connected to an
MCU, on a SPI bus. Only one device is selected at
a time, so only one device drives the Serial Data
Output (Q) line at a time, all the others being high
impedance.
Figure 5. Bus Master and Memory Devices on the SPI Bus
Note: 1. The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate.
SPI Modes
These devices can be driven by a microcontroller
with its SPI peripheral running in either of the two
following modes:
– CPOL=0, CPHA=0
– CPOL=1, CPHA=1
For these two modes, input data is latched in on
the rising edge of Serial Clock (C), and output data
is available from the falling edge of Serial Clock
(C).
The difference between the two modes, as shown
in Figure 6, is the clock polarity when the bus mas-
ter is in Stand-by mode and not transferring data:
– C remains at 0 for (CPOL=0, CPHA=0)
– C remains at 1 for (CPOL=1, CPHA=1)
AI03746D
Bus Master
(ST6, ST7, ST9,
ST10, Others)
SPI Memory
Device
SDO
SDI
SCK
C
Q
D
S
SPI Memory
Device
C
Q
D
S
SPI Memory
Device
C
Q
D
S
CS3
CS2
CS1
SPI Interface with
(CPOL, CPHA) =
(0, 0) or (1, 1)
W
HOLD
W
HOLD
W
HOLD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M95080-MB6T | 16Kbit and 8Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-MN1T | 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-RMN5T | 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-VMN3T | Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85 |
| M95080-VMN5T | 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M95080-MN3 | 功能描述:電可擦除可編程只讀存儲(chǔ)器 5.5V 8K (1Kx8) RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| M95080-MN3T | 功能描述:電可擦除可編程只讀存儲(chǔ)器 5.5V 8K (1Kx8) RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| M95080-MN3TP/S | 制造商:STMicroelectronics 功能描述: |
| M95080-MN6 | 功能描述:電可擦除可編程只讀存儲(chǔ)器 5.5V 8K (1Kx8) RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| M95080-MN6P | 功能描述:電可擦除可編程只讀存儲(chǔ)器 電可擦除可編程只讀存儲(chǔ)器 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。