- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377840 > M95128-MN6TGP (意法半導體) 128 Kbit Serial SPI bus EEPROM with high speed clock PDF資料下載
參數(shù)資料
| 型號： | M95128-MN6TGP |
| 廠商： | 意法半導體 |
| 元件分類： | DRAM |
| 英文描述： | 128 Kbit Serial SPI bus EEPROM with high speed clock |
| 中文描述： | 128千位的SPI高速時鐘總線的EEPROM |
| 文件頁數(shù)： | 17/41頁 |
| 文件大?。?/td> | 207K |
| 代理商： | M95128-MN6TGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
M95128, M95128-W, M95128-R
Instructions
17/41
5.4
Write Status Register (WRSR)
The Write Status Register (WRSR) instruction allows new values to be written to the Status
Register. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed. After the Write Enable (WREN) instruction has been decoded and
executed, the device sets the Write Enable Latch (WEL).
The Write Status Register (WRSR) instruction is entered by driving Chip Select (S) Low,
followed by the instruction code and the data byte on Serial Data Input (D).
The instruction sequence is shown in
Figure 8
.
The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the
Status Register. b6, b5 and b4 are always read as 0.
Chip Select (S) must be driven High after the rising edge of Serial Clock (C) that latches in
the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise,
the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (S) is
driven High, the self-timed Write Status Register cycle (whose duration is t
W
) is initiated.
While the Write Status Register cycle is in progress, the Status Register may still be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Write Status Register cycle, and is 0 when it is completed. When the
cycle is completed, the Write Enable Latch (WEL) is reset.
The Write Status Register (WRSR) instruction allows the user to change the values of the
Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-
only, as defined in
Table 4
.
The Write Status Register (WRSR) instruction also allows the user to set or reset the Status
Register Write Disable (SRWD) bit in accordance with the Write Protect (W) signal. The
Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to
be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR)
instruction is not executed once the Hardware Protected Mode (HPM) is entered.
The contents of the Status Register Write Disable (SRWD) and Block Protect (BP1, BP0)
bits are frozen at their current values from just before the start of the execution of Write
Status Register (WRSR) instruction. The new, updated, values take effect at the moment of
completion of the execution of Write Status Register (WRSR) instruction.
相關PDF資料 |
PDF描述 |
|---|---|
| M95128-MN6TGV | 128 Kbit Serial SPI bus EEPROM with high speed clock |
| M95128-MN6TPP | 128 Kbit Serial SPI bus EEPROM with high speed clock |
| M95128-MN6TV | 128 Kbit Serial SPI bus EEPROM with high speed clock |
| M95128-MN6V | 128 Kbit Serial SPI bus EEPROM with high speed clock |
| M95128-R | 128 Kbit Serial SPI bus EEPROM with high speed clock |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M95128-MN6TGV | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Kbit Serial SPI bus EEPROM with high speed clock |
| M95128-MN6TP | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95128-MN6TP/A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Kbit serial SPI bus EEPROM with high speed clock |
| M95128-MN6TP/P | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Kbit serial SPI bus EEPROM with high speed clock |
| M95128-MN6TP/PC | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Kbit serial SPI bus EEPROM with high speed clock |
發(fā)布緊急采購，3分鐘左右您將得到回復。