參數(shù)資料
型號(hào)： M95128-MN6TGV
廠商： 意法半導(dǎo)體
元件分類： DRAM
英文描述： 128 Kbit Serial SPI bus EEPROM with high speed clock
中文描述： 128千位的SPI高速時(shí)鐘總線的EEPROM
文件頁(yè)數(shù)： 23/41頁(yè)
文件大?。?/td> 207K
代理商： M95128-MN6TGV
M95128, M95128-W, M95128-R
Delivery state
23/41
6
Delivery state
The device is delivered with the memory array set at all 1s (FFh). The Status Register Write
Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.
7
Connecting to the SPI bus
These devices are fully compatible with the SPI protocol.
All instructions, addresses and input data bytes are shifted in to the device, most significant
bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C)
after Chip Select (S) goes Low.
All output data bytes are shifted out of the device, most significant bit first. The Serial Data
Output (Q) is latched on the first falling edge of the Serial Clock (C) after the instruction
(such as the Read from Memory Array and Read Status Register instructions) have been
clocked into the device.
Figure 12
shows three devices, connected to an MCU, on a SPI bus. Only one device is
selected at a time, so only one device drives the Serial Data Output (Q) line at a time, all the
others being high impedance.
Figure 12.
Bus master and memory devices on the SPI bus
1.
2.
The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate.
These pull-up resistors, R, ensure that the M95128, M95128-W, M95128-R
are not selected if the Bus Master leaves the S
line in the high-impedance state. As the Bus Master may enter a state where all inputs/outputs are in high impedance at the
same time (that is when the Bus Master is reset), the clock line (C) must be connected to an external pull-down resistor so
that, when all inputs/outputs become high impedance, S is pulled High while C is pulled Low (thus ensuring that S and C do
not become High at the same time, and so, that the t
SHCH
requirement is met).
AI12304b
Bus Master
SPI Memory
Device
SDO
SDI
SCK
C
Q
D
S
SPI Memory
Device
C
Q
D
S
SPI Memory
Device
C
Q
D
S
CS3
CS2 CS1
SPI Interface with
(CPOL, CPHA) =
(0, 0) or (1, 1)
W
HOLD
W
HOLD
W
HOLD
R
(2)
R
(2)
R
(2)
V
CC
V
CC
V
CC
V
CC
V
SS
V
SS
V
SS
V
SS
R
(2)
相關(guān)PDF資料
PDF描述
M95128-MN6TPP 128 Kbit Serial SPI bus EEPROM with high speed clock
M95128-MN6TV 128 Kbit Serial SPI bus EEPROM with high speed clock
M95128-MN6V 128 Kbit Serial SPI bus EEPROM with high speed clock
M95128-R 128 Kbit Serial SPI bus EEPROM with high speed clock
M95128-RDW3GP 128 Kbit Serial SPI bus EEPROM with high speed clock
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M95128-MN6TP 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock
M95128-MN6TP/A 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Kbit serial SPI bus EEPROM with high speed clock
M95128-MN6TP/P 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Kbit serial SPI bus EEPROM with high speed clock
M95128-MN6TP/PC 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Kbit serial SPI bus EEPROM with high speed clock
M95128-MN6TPP 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Kbit Serial SPI bus EEPROM with high speed clock
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*