參數(shù)資料
型號: M95256-RMN6TG
廠商: 意法半導(dǎo)體
元件分類: EEPROM
英文描述: 256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock
中文描述: 256Kbit和128Kbit的EEPROM串行SPI總線高速時鐘
文件頁數(shù): 14/39頁
文件大?。?/td> 580K
代理商: M95256-RMN6TG
M95256, M95128
14/39
Read Status Register (RDSR)
The Read Status Register (RDSR) instruction al-
lows the Status Register to be read. The Status
Register may be read at any time, even while a
Write or Write Status Register cycle is in progress.
When one of these cycles is in progress, it is rec-
ommended to check the Write In Progress (WIP)
bit before sending a new instruction to the device.
It is also possible to read the Status Register con-
tinuously, as shown in
Figure 10.
.
The status and control bits of the Status Register
are as follows:
WIP bit.
The Write In Progress (WIP) bit indicates
whether the memory is busy with a Write or Write
Status Register cycle. When set to 1, such a cycle
is in progress, when reset to 0 no such cycle is in
progress.
WEL bit.
The Write Enable Latch (WEL) bit indi-
cates the status of the internal Write Enable Latch.
When set to 1 the internal Write Enable Latch is
set, when set to 0 the internal Write Enable Latch
is reset and no Write or Write Status Register in-
struction is accepted.
BP1, BP0 bits.
The Block Protect (BP1, BP0) bits
are non-volatile. They define the size of the area to
be software protected against Write instructions.
These bits are written with the Write Status Regis-
ter (WRSR) instruction. When one or both of the
Block Protect (BP1, BP0) bits is set to 1, the rele-
vant memory area (as defined in
Table 3.
) be-
comes
protected
against
instructions. The Block Protect (BP1, BP0) bits
can be written provided that the Hardware Protect-
ed mode has not been set.
SRWD bit.
The Status Register Write Disable
(SRWD) bit is operated in conjunction with the
Write Protect (W) signal. The Status Register
Write Disable (SRWD) bit and Write Protect (W)
signal allow the device to be put in the Hardware
Protected mode (when the Status Register Write
Disable (SRWD) bit is set to 1, and Write Protect
(W) is driven Low). In this mode, the non-volatile
bits of the Status Register (SRWD, BP1, BP0) be-
come read-only bits and the Write Status Register
(WRSR) instruction is no longer accepted for exe-
cution.
Write
(WRITE)
Figure 10. Read Status Register (RDSR) Sequence
C
D
S
2
1
3
4
5
6
7
8
9 10 11 12 13 14 15
Instruction
0
AI02031E
Q
7
6
5
4
3
2
1
0
Status Register Out
High Impedance
MSB
7
6
5
4
3
2
1
0
Status Register Out
MSB
7
相關(guān)PDF資料
PDF描述
M95256-RMN6TP 256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock
M95256-RMW3 256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock
M95256-RMW3G 256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock
M95256-RMW3P 256Kbit and 128Kbit Serial SPI Bus EEPROM With High Speed Clock
M95256-RMW3T 256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M95256-RMN6TG/A 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit Serial SPI bus EEPROM with high speed clock
M95256-RMN6TG/K 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit serial SPI bus EEPROM with high-speed clock
M95256-RMN6TG/V 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit Serial SPI bus EEPROM with high speed clock
M95256RMN6TP 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit serial SPI bus EEPROM with high-speed clock
M95256-RMN6TP 功能描述:電可擦除可編程只讀存儲器 256 Kbit Serial Bus 電可擦除可編程只讀存儲器 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8