- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2007 > MAX1084AESA+ (Maxim Integrated Products)IC ADC 10BIT 400KSPS 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | MAX1084AESA+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 2/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT 400KSPS 8-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 400k |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 471mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極 |
MAX1084/MAX1085
400ksps/300ksps, Single-Supply, Low-Power,
Serial 10-Bit ADCs with Internal Reference
10
______________________________________________________________________________________
To start a conversion, pull CS low. At CS’s falling edge,
the T/H enters its hold mode and a conversion is initiat-
ed. Data can then be shifted out serially with the exter-
nal clock.
Using
S
SH
HD
DN
N to Reduce Supply Current
Power consumption can be reduced significantly by
shutting down the MAX1084/MAX1085 between conver-
sions. Figure 6 shows a plot of average supply current
vs. conversion rate. The wake-up time, tWAKE, is the
time from SHDN deasserted to the time when a conver-
sion may be initiated (Figure 5).This time depends on
the time in shutdown (Figure 7) because the external
4.7F reference bypass capacitor loses charge slowly
during shutdown and can be as long as 1.4ms.
Timing and Control
Conversion-start and data-read operations are con-
trolled by the CS and SCLK digital inputs. The timing
diagrams of Figures 8 and 9 outline serial-interface
operation.
A CS falling edge initiates a conversion sequence: the
T/H stage holds the input voltage, the ADC begins to
convert, and DOUT changes from high impedance to
logic low. SCLK is used to drive the conversion
process, and it shifts data out as each bit of conversion
is determined.
SCLK begins shifting out the data after the rising edge
of the third SCLK pulse. DOUT transitions 20ns after
each SCLK rising edge. The third rising clock edge
produces the MSB of the conversion at DOUT, followed
by the remaining bits. Since there are 12 data bits and
3 leading zeros, at least 15 rising clock edges are
needed to shift out these bits. Extra clock pulses occur-
ring after the conversion result has been clocked out,
and prior to a rising edge of CS, produce trailing zeros
at DOUT and have no effect on converter operation.
Pull CS high after reading the conversion’s LSB. For
maximum throughput, CS can be pulled low again to ini-
tiate the next conversion immediately after the specified
minimum time (tCS).
Output Coding and Transfer Function
The data output from the MAX1084/MAX1085 is binary.
Figure 10 depicts the nominal transfer function. Code
transitions occur halfway between successive-integer LSB
values; VREF = 2.5V, and 1LSB = 2.44mV or 2.5V/1024.
Applications Information
Connection to Standard Interfaces
The MAX1084/MAX1085 serial interface is fully compat-
ible with SPI, QSPI, and MICROWIRE (Figure 11).
If a serial interface is available, set the CPU’s serial
interface in master mode so the CPU generates the ser-
ial clock. Choose a clock frequency up to 6.4MHz
(MAX1084) or 4.8MHz (MAX1085).
1) Use a general-purpose I/O line on the CPU to pull CS
low. Keep SCLK low.
2) Activate SCLK for a minimum of 13 clock cycles. The
first two clocks produce zeros at DOUT. DOUT output
data transitions 20ns after SCLK rising edge and is
available in MSB-first format. Observe the SCLK-to-
DOUT valid timing characteristic. Data can be clocked
into the P on SCLK’s falling or rising edge.
COMPLETE CONVERSION SEQUENCE
tWAKE
POWERED UP
POWERED DOWN
POWERED UP
CONVERSION 0
CONVERSION 1
DOUT
CS
SHDN
Figure 5. Shutdown Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1093AEEG+ | IC ADC 10BIT 250KSPS 24-QSOP |
| MAX1098CEAE+ | IC ADC 10BIT SERIAL 16-SSOP |
| MAX11040GUU+T | IC ADC 24BIT 4CH 38-TSSOP |
| MAX11046ECB+T | IC ADC 16BIT PAR 250KSPS 64TQFP |
| MAX11046ETN+T | ADC 16BIT SAMPLING 8CH 56-TQFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1084AESA+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 300/400ksps Sgl-Sply 4Ch Serial 10Bit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1084AESA+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 300/400ksps Sgl-Sply 4Ch Serial 10Bit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1084AESA-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1084BCSA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1084BCSA+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 300/400ksps Sgl-Sply 4Ch Serial 10Bit RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。