參數(shù)資料
型號: MAX11202BEUB+T
廠商: Maxim Integrated Products
文件頁數(shù): 14/14頁
文件大?。?/td> 0K
描述: IC ADC 24BIT SRL 13.75SPS 10UMAX
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 2,500
位數(shù): 24
采樣率(每秒): 13.75
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 444mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應商設備封裝: 10-µMAX
包裝: 帶卷 (TR)
輸入數(shù)目和類型: *
9
Maxim Integrated
24-Bit, Single-Channel, Ultra-Low-Power, Delta
Sigma ADC with 2-Wire Serial Interface
MAX11202
Detailed Description
The MAX11202 is an ultra-low-power (< 240FA active),
high-resolution, low-speed, serial-output ADC. This device
provides the highest resolution per unit power in the
industry and is optimized for applications that require very
high dynamic range with low power such as sensors on a
4mA to 20mA industrial control loop. The MAX11202 pro-
vides a high-accuracy internal oscillator, which requires
no external components. When used with the specified
data rates, the internal digital filter provides more than
80dB rejection of 50Hz or 60Hz line noise. The MAX11202
provides a simple, system-friendly, 2-wire serial interface
in the space-saving, 10-pin FMAX package.
Power-On Reset (POR)
The MAX11202 utilizes power-on reset (POR) supply-
monitoring circuitry on both the digital supply (DVDD)
and the analog supply (AVDD). The POR circuitry
ensures proper device default conditions after either a
digital or analog power-sequencing event.
The MAX11202 performs a self-calibration operation as
part of the startup initialization sequence whenever a
digital POR is triggered. It is important to have a stable
reference voltage available at the REFP and REFN pins
to ensure an accurate calibration cycle. If the reference
voltage is not stable during a POR event, the part should
be calibrated once the reference has stabilized. The part
can be programmed for calibration by using 26 SCLKs
as shown in Figure 3.
The digital POR trigger threshold is approximately 1.2V
and has 100mV of hysteresis. The analog POR trigger
threshold is approximately 1.25V and has 100mV of hys-
teresis. Both POR circuits have lowpass filters that pre-
vent high-frequency supply glitches from triggering the
POR. The analog supply (AVDD) and the digital supply
(DVDD) pins should be bypassed using 0.1F capaci-
tors placed as close as possible to the package pin.
Analog Inputs
The MAX11202 accepts two analog inputs (AINP and
AINN). The modulator input range is bipolar (-VREF to
+VREF).
Internal Oscillator
The MAX11202 incorporates a highly stable internal
oscillator that provides the system clock. The system
clock runs the internal state machine and is trimmed to
2.4576MHz (MAX11202A) or 2.2528MHz (MAX11202B).
The internal oscillator clock is divided down to run the
digital and analog timing.
Reference
The MAX11202 provides differential inputs REFP and
REFN for an external reference voltage. Connect the
external reference directly across the REFP and REFN
to obtain the differential reference voltage. The common-
mode voltage range for VREFP and VREFN is between 0
and VAVDD. The differential voltage range for REFP and
REFN is 1V to VAVDD.
Digital Filter
The MAX11202 contains an on-chip, digital lowpass filter
that processes the 1-bit data stream from the modulator
using a SINC4 (sinx/x)4 response. When the device is
operating in single-cycle conversion mode, the filter is
reset at the end of the conversion cycle. When operat-
ing in continuous conversion latent mode, the filter is not
reset. The SINC4 filter has a -3dB frequency equal to
24% of the data rate.
Serial-Digital Interface
The MAX11202 communicates through a 2-wire inter-
face, with a clock input and data output. The output
rate is predetermined based on the package option
(MAX11202A at 120sps and MAX11202B at 13.75sps).
Pin Description (continued)
8
RDY/DOUT
Data Ready Output/Serial Data Output. This output serves a dual function. In addition to the serial
data output function, the RDY/DOUT also indicates that the data is ready when the RDY is logic low.
RDY/DOUT changes on the rising edge of SCLK.
9
SCLK
Serial Clock Input. Apply an external serial clock to SCLK.
10
CLK
External Clock Signal Input. The internal clock shuts down when CLK is driven by an external clock.
Use a 2.4576MHz oscillator (MAX11202A) or a 2.2528MHz oscillator (MAX11202B).
相關PDF資料
PDF描述
MAX11210EEE+T ADC 24BIT 4WIRE SPI 16-QSOP
MAX11212BEUB+T IC ADC 18BIT SRL 13.75SPS 10UMAX
MAX1135BCAP+ IC ADC 16BIT 150KSPS 20-SSOP
MAX1138LEEE+T IC ADC 10BIT SERIAL 16-QSOP
MAX1159AEUI+ IC ADC 14BIT 135KSPS 28-TSSOP
相關代理商/技術參數(shù)
參數(shù)描述
MAX11202EUB+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24 Bit Sigma Delta ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX11202EUB+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24 Bit Sigma Delta ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX11203 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:16-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO
MAX11203EEE+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX11203EEE+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構:Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32