- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9748 > MAX1139MEEE+T (Maxim Integrated Products)IC ADC 10BIT SERIAL 16-QSOP PDF資料下載
參數資料
| 型號： | MAX1139MEEE+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 7/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT SERIAL 16-QSOP |
| 標準包裝： | 2,500 |
| 位數： | 10 |
| 采樣率（每秒）： | 94.4k |
| 數據接口： | I²C，串行 |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 2mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-QSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數目和類型： | 12 個單端，單極；12 個單端，雙極；6 個差分，單極；6 個差分，雙極 |
Data Byte (Read Cycle)
A read cycle must be initiated to obtain conversion
results. Read cycles begin with the bus master issuing
a START condition followed by seven address bits and
a read bit (R/W = 1). If the address byte is successfully
received, the MAX1136–MAX1139 (slave) issues an
acknowledge. The master then reads from the slave.
The result is transmitted in two bytes; first six bits of the
first byte are high, then MSB through LSB are consecu-
tively clocked out. After the master has received the
byte(s) it can issue an acknowledge if it wants to con-
tinue reading or a not-acknowledge if it no longer wish-
es to read. If the MAX1136–MAX1139 receive a not-
acknowledge, they release SDA allowing the master to
generate a STOP or a repeated START condition. See
the
Clock Mode and Scan Mode sections for detailed
information on how data is obtained and converted.
Clock Modes
The clock mode determines the conversion clock and
the data acquisition and conversion time. The clock
mode also affects the scan mode. The state of the set-
up byte’s CLK bit determines the clock mode (Table 1).
At power-up the MAX1136–MAX1139 are defaulted to
internal clock mode (CLK = 0).
Internal Clock
When configured for internal clock mode (CLK = 0), the
MAX1136–MAX1139 use their internal oscillator as the con-
version clock. In internal clock mode, the MAX1136–
MAX1139 begin tracking the analog input after a valid
address on the eighth rising edge of the clock. On the
falling edge of the ninth clock the analog signal is acquired
and the conversion begins. While converting the analog
input signal, the MAX1136–MAX1139 holds SCL low (clock
stretching). After the conversion completes, the results are
stored in internal memory. If the scan mode is set for multi-
ple conversions, they will all happen in succession
with each additional result stored in memory.The
MAX1136/MAX1137 contain four 10-bit blocks of memory,
and the MAX1138/MAX1139 contain twelve 10-bit blocks
of memory. Once all conversions are complete, the
MAX1136–MAX1139 release SCL allowing it to be pulled
high. The master may now clock the results out of the
memory in the same order the scan conversion has been
done at a clock rate of up to 1.7MHz. SCL will be stretched
for a maximum of 7.6s per channel (see Figure 10).
MAX1136–MAX1139
2.7V to 3.6V and 4.5V to 5.5V, Low-Power,
4-/12-Channel, 2-Wire Serial 10-Bit ADCs
______________________________________________________________________________________
15
CS3
1
CS2
1
CS1
CS0
AIN0
AIN1
AIN2
AIN3
2
AIN4
AIN5
AIN6
AIN7
AIN8
AIN9
AIN10
AIN11
2
00
0
+
-
00
0
1
-
+
00
1
0
+
-
00
1
-
+
01
0
+
-
01
0
1
-
+
01
1
0
+
-
01
1
-
+
10
0
+-
10
0
1
-+
10
1
0
+-
10
1
-+
1
0
RESERVED
1
0
1
RESERVED
1
0
RESERVED
1
RESERVED
1. For MAX1136/MAX1137, CS3 and CS2 are internally set to 0.
2. When SEL1 = 1, a differential read between AIN2 and AIN3/REF (MAX1136/MAX1137) or AIN10 and AIN11/REF
(MAX1138/MAX1139) will return the difference between GND and AIN2 or AIN10, respectively. For example, a differential read of
1011 will return the negative difference between AIN10 and GND. In differential scanning, the address increments by 2 until limit set
by CS3:CS1 has been reached.
Table 4. Channel Selection in Differential Mode (SGL/
DIF = 0)
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B1R-IV-B1 | CONVERTER MOD DC/DC 7.5V 150W |
| MS27474E10F98S | CONN RCPT 6POS JAM NUT W/SCKT |
| MS3108E16S-8S | CONN PLUG 5POS RT ANG W/SCKT |
| VI-B43-MW-F3 | CONVERTER MOD DC/DC 24V 100W |
| MAX1169CCUD+T | IC ADC 16BIT 58.6KSPS 14-TSSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX113C/D | 功能描述:模數轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX113CAG | 功能描述:模數轉換器 - ADC Integrated Circuits (ICs) RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX113CAG+ | 功能描述:模數轉換器 - ADC 8-Bit 4Ch 400ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX113CAG+T | 功能描述:模數轉換器 - ADC 8-Bit 4Ch 400ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX113CAG-T | 功能描述:模數轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。