- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383314 > MAX1237 (Maxim Integrated Products, Inc.) 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial, 12-Bit ADCs PDF資料下載
參數(shù)資料
| 型號： | MAX1237 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial, 12-Bit ADCs |
| 中文描述： | 2.7V至3.6V及4.5V至5.5V、低功耗、4/12通道、2線串口12位ADC |
| 文件頁數(shù)： | 15/22頁 |
| 文件大?。?/td> | 407K |
| 代理商： | MAX1237 |
Data Byte (Read Cycle)
A read cycle must be initiated to obtain conversion
results. Read cycles begin with the bus master issuing
a START condition followed by seven address bits and
a read bit (R/
W
= 1). If the address byte is successfully
received, the MAX1236
–
MAX1239 (slave) issues an
acknowledge. The master then reads from the slave.
The result is transmitted in two bytes; first four bits of
the first byte are high, then MSB through LSB are con-
secutively clocked out. After the master has received
the byte(s), it can issue an acknowledge if it wants to
continue reading or a not-acknowledge if it no longer
wishes to read. If the MAX1236
–
MAX1239 receive a not-
acknowledge, they release SDA, allowing the master to
generate a STOP or a repeated START condition. See
the
Clock Modes
and
Scan Mode
sections for detailed
information on how data is obtained and converted.
Clock Modes
The clock mode determines the conversion clock and
the data acquisition and conversion time. The clock
mode also affects the scan mode. The state of the set-
up byte
’
s CLK bit determines the clock mode (Table 1).
At power-up, the MAX1236
–
MAX1239 are defaulted to
internal clock mode (CLK = 0).
Internal Clock
When configured for internal clock mode (CLK = 0), the
MAX1236
–
MAX1239 use their internal oscillator as the con-
version clock. In internal clock mode, the MAX1236
–
MAX1239 begin tracking the analog input after a valid
address on the eighth rising edge of the clock. On the
falling edge of the ninth clock, the analog signal is
acquired and the conversion begins. While converting the
analog input signal, the MAX1236
–
MAX1239 holds SCL
low (clock stretching). After the conversion completes, the
results are stored in internal memory. If the scan mode is
set for multiple conversions, they all happen in succession
with each additional result stored in memory. The
MAX1236/MAX1237 contain four 12-bit blocks of memory,
and the MAX1238/ MAX1239 contain twelve 12-bit blocks
of memory. Once all conversions are complete, the
MAX1236
–
MAX1239 release SCL, allowing it to be pulled
high. The master can now clock the results out of the mem-
ory in the same order the scan conversion has been done
at a clock rate of up to 1.7MHz. SCL is stretched for a max-
imum of 0.3μs per channel (see Figure 10).
The device memory contains all of the conversion
results when the MAX1236
–
MAX1239 release SCL. The
converted results are read back in a first-in-first-out
M
2.7V to 3.6V and 4.5V to 5.5V, Low-Power,
4-/12-Channel, 2-Wire Serial, 12-Bit ADCs
______________________________________________________________________________________
15
CS3
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
CS2
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
CS1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
CS0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
AIN0
+
-
AIN1
-
+
AIN2
AIN3
2
AIN4
AIN5
AIN6
AIN7
AIN8
AIN9
AIN10 AIN11
2
+
-
-
+
+
-
-
+
+
-
-
+
+
-
-
+
+
-
-
+
RESERVED
RESERVED
RESERVED
RESERVED
1. For MAX1236/MAX1237, CS3 and CS2 are internally set to 0.
2. When SEL1 = 1, a differential read between AIN2 and AIN3/REF (MAX1236/MAX1237) or AIN10 and AIN11/REF
(MAX1238/MAX1239) returns the difference between GND and AIN2 or AIN10, respectively. For example, a differential read of 1011
returns the negative difference between AIN10 and GND. In differential scanning, the address increments by 2 until limit set by
CS3:CS1 has been reached.
Table 4. Channel Selection in Differential Mode (SGL/
DIF
= 0)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1238 | 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial, 12-Bit ADCs |
| MAX1237MEUA | 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial, 12-Bit ADCs |
| MAX1236MEUA | 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial, 12-Bit ADCs |
| MAX1236LEUA | 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial, 12-Bit ADCs |
| MAX1238EEE | CAP .0012UF 100V PPS FILM ECH-S |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1237EUA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1237EUA+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 94.4ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1237EUA+C2P | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1237EUA+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 4Ch 94.4ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1237EUA-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。