參數(shù)資料
型號: MAX1270BENG+
廠商: Maxim Integrated Products
文件頁數(shù): 5/20頁
文件大?。?/td> 0K
描述: IC ADC 12BIT SERIAL 24-DIP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 15
類型: 數(shù)據(jù)采集系統(tǒng)(DAS),ADC
分辨率(位): 12 b
采樣率(每秒): 110k
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
電壓電源: 單電源
電源電壓: 4.75 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 24-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 24-PDIP
包裝: 管件
MAX1270/MAX1271
Multirange, +5V, 8-Channel,
Serial 12-Bit ADCs
______________________________________________________________________________________
13
Internal Clock Mode (PD1 = 0, PD0 = 0)
In internal clock mode, the MAX1270/MAX1271 gener-
ate their conversion clock internally. This frees the
microprocessor from the burden of running the acquisi-
tion and the SAR conversion clock, and allows the con-
version results to be read back at the processor’s
convenience, at any clock rate from 0 to typically
10MHz.
SSTRB goes low after the falling edge of the last bit
(PD0) of the control byte has been shifted in, and
returns high when the conversion is complete.
Acquisition is completed and conversion begins on the
falling edge of the 4th internal clock pulse after the con-
trol byte; conversion ends on the falling edge of the
16th internal clock pulse (12 internal clock cycle pulses
are used for conversion). SSTRB will remain low for a
maximum of 15s, during which time SCLK should
remain low for best noise performance. An internal reg-
ister stores data while the conversion is in progress.
The MSB of the result byte (D11) is present at DOUT
starting at the falling edge of the last internal clock of
conversion. Successive falling edges of SCLK will shift
the remaining data out of this register (Figure 9).
Additional SCLK edges will result in zeros on DOUT.
When internal clock mode is selected, SSTRB does not
go into a high-impedance state when CS goes high.
Pulling CS high prevents data from being clocked in
and tri-states DOUT, but does not adversely affect a
tSDV
tSSTRB
SCLK 12
tSTR
SSTRB
SCLK
CS
tSSTRB
HIGH-Z
Figure 7. External Clock Mode—SSTRB Detailed Timing
CS
SCLK
DIN
DOUT
A/D STATE
13
19
24
26
31
32
14
16
37
START SEL2 SEL1 SEL0
BIP
RNG
PD1 PD0
D11 D10
D9
D7
D8
D6
D5
D4
D2
D3
D1
D0
LSB
8
1
MSB
LSB
MSB
START SEL2 SEL1 SEL0
BIP
RNG
PD1 PD0
START SEL2
CONTROL BYTE 0
RESULT
CONTROL BYTE 1
CONTROL BYTE 2
18 SCLK
SSTRB
D10
D11
D9
D8
D6
D7
D5
RESULT 1
ACQUISITION
6 SCLK
CONVERSION
12 SCLK
ACQUISITION
6 SCLK
CONVERSION
12 SCLK
HIGH-Z
Figure 8. External Clock Mode—18 Clocks/Conversion Timing
相關(guān)PDF資料
PDF描述
VI-B7Y-MY-S CONVERTER MOD DC/DC 3.3V 33W
MAX188CEPP+ IC ADC 12BIT SERIAL 20-DIP
MC100EL1648DTR2G IC OSC VCO 1.1GHZ 8TSSOP
MAX161CEWI+T IC DAS 8BIT 8-CH 20US 28-SOIC
M83723/75W14156 CONN PLUG 15POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1270BENG+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 8Ch 110ksps 4.18V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1270EVC16 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX1270/71 MAX127/8 Eval System RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX1270EVKIT 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX1270/71 MAX127/8 Eval System RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX1270EVKIT+ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX1270/71 MAX127/8 Eval System RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX1271ACAI 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32