in the clock register (Tabl" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� MAX1415EUE+
寤犲晢锛� Maxim Integrated Products
鏂囦欢闋佹暩(sh霉)锛� 16/36闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC ADC 16BIT DELTA SIGMA 16TSSOP
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� MAX11200 ADC
Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 96
浣嶆暩(sh霉)锛� 16
閲囨ǎ鐜囷紙姣忕锛夛細 500
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� MICROWIRE?锛孮SPI?锛屼覆琛岋紝SPI?
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 1
鍔熺巼鑰楁暎锛堟渶澶э級锛� 755mW
闆诲闆绘簮锛� 鍠浕婧�
宸ヤ綔婧害锛� -45°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 16-TSSOP锛�0.173"锛�4.40mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 16-TSSOP
鍖呰锛� 绠′欢
杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� 2 鍊�(g猫)宸垎锛屽柈妤碉紱2 鍊�(g猫)宸垎锛岄洐妤�
Internal Oscillator Mode
In internal oscillator mode (INTCLK = 1), set the CLK bit
in the clock register (Table 12) to 0 to operate at a clock
frequency of 1MHz, or set CLK to 1 for a frequency of
2.4576MHz. The CLKDIV bit is not used in this mode.
Internal-Clock Startup Time
The internal clock requires time to stabilize during
power-on reset. This startup time is dependent on the
internal-clock frequency (see the Typical Operating
Characteristics section). The typical startup time for the
internal oscillator is less than 35s, while the external
oscillator startup time when using a crystal or resonator
is in the order of milliseconds.
External Oscillator
The oscillator requires time to stabilize when enabled.
Startup time for the oscillator depends on supply voltage,
temperature, load capacitances, and center frequency.
Depending on the load capacitance, a 1M
feedback
resistor across the crystal can reduce the startup time
(Figure 7). The MAX1415/MAX1416 were tested with an
ECS-24-32-1 (2.4576MHz crystal) and an ECS-49-20-1
(4.9152MHz crystal) (see the Typical Operating Char-
acteristics section). When the external oscillator is
enabled, the supply current is typically 67A with a 3V
supply and 227A with a 5V supply.
Serial Digital Interface
The MAX1415/MAX1416 interface is fully compatible with
SPI-, QSPI-, and MICROWIRE-standard serial interfaces.
The serial interface provides access to seven on-chip
registers. The registers are 8, 16, and 24 bits in size.
Drive
CS low to transfer data in and out of the
MAX1415/MAX1416. Clock in data at DIN on the rising
edge of SCLK. Data at DOUT changes on the falling
edge of SCLK and is valid on the rising edge of SCLK.
DIN and DOUT are transferred MSB first. Drive
CS high
to force DOUT high impedance and cause the
MAX1415/MAX1416 to ignore any signals on SCLK and
DIN. Connect
CS low for 3-wire operation. Figures 8
and 9 show the timings for write and read operations,
respectively.
On-Chip Registers
The MAX1415/MAX1416 contain seven internal registers
(Figure 10), which are accessed by the serial interface.
These registers control the various functions of the device
and allow the results to be read. Table 7 lists the address,
power-on default value, and size of each register.
The first of these registers is the communications register.
The 8-bit communications register controls the acquisi-
tion-channel selection, whether the next data transfer is a
read or write operation, and which register is to be
accessed. The second register is the 8-bit setup register,
which controls calibration modes, gain setting,
unipolar/bipolar inputs, and buffered/unbuffered modes.
The third register is the 8-bit clock register, which sets the
digital filter characteristics and the clock control bits. The
fourth register is the 16-bit data register, which holds the
output result. The 24-bit offset and gain registers store the
calibration coefficients for the MAX1415/MAX1416. The 8-
bit test register is used for factory testing only.
MAX1415/MAX1416
16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADCs
______________________________________________________________________________________
23
CRYSTAL OR
CERAMIC
RESONATOR
CL
CLKIN
CLKOUT
OPTIONAL
1M
MAX1415
MAX1416
Figure 7. Using a Crystal or Ceramic Oscillator
CS
t2
t6
t9
t10
SCLK
MSB
LSB
DIN
Figure 8. Write Timing Diagram
t2
t4
t5
t3
t8
t6
t7
t1
SCLK
MSB
LSB
DOUT
CS
DRDY
Figure 9. Read Timing Diagram
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MAX212CAG+ IC TXRX RS-232 LP 24-SSOP
VI-B4P-IV-F4 CONVERTER MOD DC/DC 13.8V 150W
MAX218EAP+ IC TXRX RS-232 DUAL 20-SSOP
MAX1002CAX+ IC ADC 6BIT 60MSPS DUAL 36-SSOP
MAX203ECPP+G36 IC TXRX RS-232 W/CAP 20-DIP
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MAX1415EUE+ 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC 16-Bit 2Ch .5ksps 1.75V Precision ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32
MAX1415EUE+T 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC 16-Bit 2Ch .5ksps 1.75V Precision ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32
MAX1415EUE-T 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32
MAX1415EWE 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32
MAX1415EWE+ 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC 16-Bit 2Ch .5ksps 1.75V Precision ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣(g貌u)闇€姹�

(鑻ュ彧閲囪臣(g貌u)涓€姊濆瀷铏�(h脿o)锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�(g貌u)銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�(g貌u)銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

*鍨嬭櫉(h脿o) *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉(h脿o) 灏佽
娣诲姞鏇村閲囪臣(g貌u)

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳