參數(shù)資料
型號: MAX1448EHJ+
廠商: Maxim Integrated Products
文件頁數(shù): 4/21頁
文件大?。?/td> 0K
描述: IC ADC 10BIT 80MSPS 32-TQFP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 360
位數(shù): 10
采樣率(每秒): 80M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(5x5)
包裝: 托盤
輸入數(shù)目和類型: 2 個單端,雙極;1 個差分,雙極
MAX1448
10-Bit, 80Msps, Single 3.0V, Low-Power
ADC with Internal Reference
12
______________________________________________________________________________________
The MAX1448 provides three modes of reference oper-
ation:
Internal reference mode
Buffered external reference mode
In internal reference mode, the internal reference out-
put (REFOUT) can be tied to the REFIN pin through a
resistor (e.g., 10k) or resistor-divider if an application
requires a reduced full-scale range. For stability pur-
poses, it is recommended to bypass REFIN with a
>10nF capacitor to GND.
In buffered external reference mode, the reference volt-
age levels can be adjusted externally by applying a
stable and accurate voltage at REFIN. In this mode,
REFOUT may be left open or connected to REFIN
through a >10k resistor.
In unbuffered external reference mode, REFIN is con-
nected to GND, thereby deactivating the on-chip
buffers of REFP, COM, and REFN. With their buffers
shut down, these pins become high impedance and
can be driven by external reference sources.
Clock Input (CLK)
The MAX1448 CLK input accepts CMOS-compatible
clock signals. Since the interstage conversion of the
device depends on the repeatability of the rising and
falling edges of the external clock, use a clock with low
jitter and fast rise and fall times (<2ns). In particular,
sampling occurs on the falling edge of the clock signal,
mandating this edge to provide lowest possible jitter.
Any significant aperture jitter would limit the SNR per-
formance of the ADC as follows:
where fIN represents the analog input frequency, and
tAJ is the time of the aperture jitter.
Clock jitter is especially critical for undersampling
applications. The clock input should always be consid-
ered as an analog input and routed away from any ana-
log input or other digital signal lines.
The MAX1448 clock input operates with a voltage
threshold set to VDD/2. Clock inputs with a duty cycle
other than 50% must meet the specifications for high
and low periods as stated in the Electrical Character-
istics. See Figures 3a, 3b, 4a, and 4b for the relation-
ship between spurious-free dynamic range (SFDR),
signal-to-noise ratio (SNR), total harmonic distortion
(THD), or signal-to-noise plus distortion (SINAD) versus
duty cycle.
Output Enable (
OE), Power Down (PD),
and Output Data (D0–D9)
All data outputs, D0 (LSB) through D9 (MSB), are
TTL/CMOS-logic compatible. There is a 5.5 clock-cycle
latency between any particular sample and its valid
output data. The output coding is straight offset binary
(Table 1). With OE and PD high, the digital outputs
enter a high-impedance state. If OE is held low with PD
high, the outputs are latched at the last value prior to
the power down.
The capacitive load on the digital outputs D0–D9
should be kept as low as possible (<15pF) to avoid
large digital currents that could feed back into the ana-
log portion of the MAX1448, degrading its dynamic per-
formance. Using buffers on the ADC’s digital outputs
can further isolate the digital outputs from heavy
capacitive loads. To further improve the MAX1448’s
dynamic performance, small series resistors (e.g.,
100) may be added to the digital output paths, close
to the ADC.
Figure 5 displays the timing relationship between out-
put enable and data output valid as well as power-
down/wake-up and data output valid.
SNR
ft
IN
AJ
××
×
20
1
2
log
π
Table 1. MAX1448 Output Code for Differential Inputs
DIFFERENTIAL INPUT VOLTAGE*
DIFFERENTIAL INPUT
STRAIGHT OFFSET BINARY
VREF
× 511/512
+Full Scale -1LSB
11 1111 1111
VREF
× 510/512
+Full Scale -2LSB
11 1111 1110
VREF
× 1/512
+1LSB
10 0000 0001
0
Bipolar Zero
10 0000 0000
- VREF
× 1/512
-1LSB
01 1111 1111
- VREF
× 511/512
Negative Full Scale + 1LSB
00 0000 0001
- VREF
× 512/512
Negative Full Scale
00 0000 0000
*VREF = VREFP = VREFN
相關(guān)PDF資料
PDF描述
DS33R11+ IC ETH TXRX T1/E1/J1 256-BGA
MS27505E25F35P CONN RCPT 128POS BOX MNT W/PINS
VI-B53-MW-F1 CONVERTER MOD DC/DC 24V 100W
VI-B4T-MW-F3 CONVERTER MOD DC/DC 6.5V 100W
MS3452L20-15P CONN RCPT 7POS BOX MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1448EHJ+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 80Msps 3V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1448EHJ+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 80Msps 3V High Speed ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1448EHJ-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1448EVKIT 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX1449EHJ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32