參數(shù)資料
型號： MAX15501EVKIT+
廠商： Maxim Integrated Products
文件頁數(shù)： 26/28頁
文件大?。?/td> 0K
描述： KIT EVAL FOR MAX15501
產(chǎn)品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 1
主要目的： 接口，傳感器信號調(diào)節(jié)器
嵌入式： 否
已用 IC / 零件： MAX15501
次要屬性： SPI 接口
已供物品： 板，線纜
Industrial Analog Current/
Voltage-Output Conditioners
MAX15500/MAX15501
_______________________________________________________________________________________ 7
Note 1: Use diodes as shown in the Typical Operating Circuit/Functional Diagram to ensure a voltage difference of 2V to 3.5V
from AVDD to AVDDO and from AVSS to AVSSO.
Note 2: RLOAD = 750I. For the MAX15500, RSENSE = 48.7I for FSMODE = DVDD and RSENSE = 42.2I for FSMODE = DGND.
For the MAX15501, RSENSE = 47.3I for FSMODE = DVDD and RSENSE = 41.2I for FSMODE = DGND. See the Typical
Operating Circuit/Functional Diagram.
Note 3: Condition at which part is stable.
Note 4: The maximum clock speed for daisy-chain applications is 10MHz.
Note 5: tCSH is applied to CS_ falling to determine the 1st SCLK falling edge in a free-running SCLK application. It is also applied
to CS_ rising with respect to the 15th SCLK falling edge to determine the end of the frame.
Note 6: After the 14th SCLK falling edge, the MAX15500/MAX15501 outputs are high impedance and DOUT data is ignored.
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = +24V, VAVSS = -24V, VDVDD = 5.0V, CLOAD = 1nF, CCOMP = 0nF, VREFIN = 4.096V for the MAX15500, VREFIN = 2.5V for
the MAX15501. All specifications for TA = -40NC to +105NC. Typical values are at TA = +25NC, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
TIMING CHARACTERISTICS
Serial-Clock Frequency
fSCLK
(Note 4)
0
20
MHz
SCLK Pulse-Width High
tCH
40% duty cycle
20
ns
SCLK Pulse-Width Low
tCL
60% duty cycle
20
ns
CS_ Fall to SCLK Fall Setup Time
tCSS
To 1st SCLK falling edge
15
ns
SCLK Fall to CS_ Fall Hold Time
tCSH
(Note 5)
0
ns
DIN to SCLK Fall Setup Time
tDS
15
ns
DIN to SCLK Fall Hold Time
tDH
0
ns
SCLK Fall to DOUT Settle Time
tDOT
CLOAD = 20pF
30
ns
SCLK Fall to DOUT Hold Time
tDOH
CLOAD = 0pF
2
ns
SCLK Fall to DOUT Disable
tDOZ
14th SCLK deassertion (Note 6)
30
ns
SCLK Fall to READY Fall
tCR
16th SCLK assertion, CLOAD = 0pF or 20pF
2
30
ns
CS_ Fall to DOUT Enable
tDOE
Asynchronous assertion
1
35
ns
CS_ Rise to DOUT Disable
tCSDOZ
Asynchronous deassertion
35
ns
CS_ Rise to READY Rise
tCSR
Asynchronous deassertion, CLOAD = 20pF
35
ns
CS_ Pulse-Width High
tCSW
15
ns
相關PDF資料
PDF描述
V375C24E150B3 CONVERTER MOD DC/DC 24V 150W
ZR431CL IC VREF SHUNT PREC ADJ TO-92-3
SPD127R-472M INDUCTOR PWR SHIELDED 4.7UH SMD
RBA24DTKN CONN EDGECARD 48POS DIP .125 SLD
SC75-101 INDUCTOR SMD 100UH 0.72A 1KHZ
相關代理商/技術(shù)參數(shù)
參數(shù)描述
MAX15501EVKIT+ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Ind Alog Crnt/Volt Output Conditioner RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX15501GTJ+ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC - 多種 Ind Alog Crnt/Volt Output Conditioner RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 分辨率:8 bit 工作電源電壓:2.7 V to 5.5 V 功耗: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:MSOP-10 封裝:Reel
MAX15501GTJ+T 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC - 多種 Ind Alog Crnt/Volt Output Conditioner RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 分辨率:8 bit 工作電源電壓:2.7 V to 5.5 V 功耗: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:MSOP-10 封裝:Reel
MAX15511GTL+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC New RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX15511GTL+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC New RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*