- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385521 > MAX1601 (Maxim Integrated Products, Inc.) Dual-Channel CardBus and PCMCIA VCC/VPP Power-Switching(內(nèi)部Vcc、Vpp開關(guān)，限流，熱保護(hù)，PCMCIA電源切換芯片) PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1601 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Dual-Channel CardBus and PCMCIA VCC/VPP Power-Switching(內(nèi)部Vcc、Vpp開關(guān)，限流，熱保護(hù)，PCMCIA電源切換芯片) |
| 中文描述： | 雙通道CardBus和PCMCIA電源開關(guān)，帶有SMBus串行接口 |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 190K |
| 代理商： | MAX1601 |
M
Dual-Channel CardBus and PCMCIA
Power S witc hes with S MBus S erial Interfac e
12
______________________________________________________________________________________
______S MBus Interfac e Operation
The SMBus serial interface is a two-wire interface with
multi-mastering capability, intended to control low-
speed peripheral devices in low-power portable equip-
ment applications. SMBus is similar to I
2
C and
AccessBus, but has slightly different logic threshold
voltage levels, different fixed addresses, and a sus-
pend-mode register capability. To obtain a complete
set of specifications on the SMBus interface, call Intel at
(800) 253-3696 and ask for product code SBS5220.
S MBus Addressing
These dual-channel PC Card switch devices respond to
two of four different addresses, depending on the state
of the ADR address pin. Normal writing to the device is
done by transmitting one of four addresses, followed by
a single data byte, to program the channel selected.
Write transmissions to the interrupt pointer address are
not supported by these devices. Reading from the
device is done by transmitting one of two addresses cor-
responding to either the A channel address (which will
provide data about faults for both A and B channels) or
to the interrupt pointer address (discussed later).
The normal start condition consists of a high-to-low
transition on SMBDATA while SMBCLK is high. The
7-bit address is followed by a bit that designates a read
or write operation: high = read, low = write. If the 7-bit
address matches one of the supported function
addresses, the IC issues an acknowledge pulse by
pulling the SMBDATA line low. If the address is not
valid, the IC stays off of the bus and ignores any data
on the bus until a new start condition is detected. Once
the IC receives a valid address that includes a write bit,
it expects to receive one additional byte of data. If a
stop condition or new start condition is detected before
a complete byte of data is clocked in, the IC interprets
this as an error and all of the data is rejected and lost.
SMBDATA and SMBCLK are Schmitt triggered and can
accommodate slower edges. However, rising edges
should still be faster than 1
μ
s, and falling edges should
be faster than 300ns.
S MBus Write Operations
If the IC receives a valid address immediately followed
by a write bit, the IC becomes a slave receiver. The
slave IC generates a first acknowledge after the
address and write bit, and a second acknowledge after
the command byte. A stop condition following the com-
mand (data) byte causes immediate execution of the
command, unless the data included a low SUS/OP bit.
If the data included a low SUS/OP bit, the command is
stored in the suspend-mode register and is executed
only when the SMBSUS pin is pulled low (Figure 3).
Table 1. SMBus Addressing
SMB
ADDRESS
ADR PIN
WRITE
FUNCTION
READ FUNCTION
0001100
1010000
1010001
1010010
1010011
Don’t care
Grounded
Grounded
Tied to VL
Tied to VL
N/A
Interrupt Pointer
Channel A/B faults
Channel A/B faults
Channel A/B faults
Channel A/B faults
Channel A
Channel B
Channel A
Channel B
Table 2. Command Format for Channel A Write Operations (address 1010000 or 1010010)
I
2
C is a trademark of Philips Corp.
SMBus is a trademark of Intel Corp.
Masks fault interrupts from both channel A and channel B when high.
0
MASKFLT
0 (LSB)
Puts VPPA in a high-impedance state when high. Overrides VPPAON.
0
VPPAHIZ
1
If VPPA is on, a high connects VPPA to 12INA, and a low connects VPPA to VCCA.
0
VPPAPGM
2
Turns on VPPA when high, pulls VPPA to GND when low.
0
VPPAON
3
Puts VCCA in a high-impedance state when high. Overrides VCCAON.
0
VCCAHIZ
4
If VCCA is on, a high connects VY to VCCA, and a low connects VX to VCCA.
0
VCCA3/5
5
Turns on VCCA when high, pulls VCCA to GND when low.
0
VCCAON
6
Operate/suspend bit. Selects which latch receives data: high = operation,
low = suspend.
0
OP/SUS
7 (MSB)
FUNCTION
POR STATE
NAME
BIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX16031 | EEPROM-Based System Monitors with Nonvolatile Fault Memory |
| MAX16031ETM | EEPROM-Based System Monitors with Nonvolatile Fault Memory |
| MAX16032 | EEPROM-Based System Monitors with Nonvolatile Fault Memory |
| MAX16032ETM | EEPROM-Based System Monitors with Nonvolatile Fault Memory |
| MAX160 | 8 Bits ADC(8位，4μs,單通道ADC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX16010TAA | 制造商:Maxim Integrated Products 功能描述:ULTRA-SMALL OVERVOLTAGE PROTECTION - Rail/Tube |
| MAX16010TAA+ | 制造商:Maxim Integrated Products 功能描述:PROCESSOR SUPERVISOR 1.245V/1.223V 25UA 8TDFN EP - Rail/Tube |
| MAX16010TAA+T | 功能描述:監(jiān)控電路 Overvoltage Protect / Detect RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| MAX16010TAA-T | 功能描述:監(jiān)控電路 RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| MAX16010TAB | 制造商:Maxim Integrated Products 功能描述:ULTRA-SMALL OVERVOLTAGE PROTECTION - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。