參數(shù)資料
型號: MAX2038CCQ+T
廠商: Maxim Integrated Products
文件頁數(shù): 21/24頁
文件大小: 0K
描述: IC VGA W/OCTAL MIXER 8CH 100TQFP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 250
類型: 可變增益放大器
應(yīng)用: 醫(yī)療用超聲波成像,聲納
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 100-TQFP-EP(14x14)
包裝: 帶卷 (TR)
MAX2038
Ultrasound VGA Integrated
with CW Octal Mixer
6
_______________________________________________________________________________________
AC ELECTRICAL CHARACTERISTICS—CW MIXER MODE (continued)
(
Typical Application Circuit, Figure 7. VCC = VREF = 4.75V to 5.25V, TA = 0
°C to +70°C, VGND = 0V, LOW_PWR = 0, M4_EN = 0,
CW_FILTER = 1, TEST_MODE = 0, PD = 0, CW_VG = 0, CW_M1 = 0, CW_M2 = 0, VG_CLAMP_MODE = 1, fRF = fLO/16 = 5MHz,
capacitance to GND at each of the VGA differential outputs is 60pF, differential capacitance across the VGA outputs is 10pF, RL =
1k
Ω, CW mixer outputs pulled up to +11V through four separate ±0.1% 115Ω resistors, differential mixer inputs are driven from a low
impedance source. Typical values are at VCC = VREF = 5V, TA = +25
°C, unless otherwise noted.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SERIAL SHIFT REGISTER
Serial Shift Register
Programming Rate
10
MHz
Minimum Data Set-Up Time
tDSU
30
ns
Minimum Data Hold Time
tHLD
2ns
Minimum Data Clock Time
tDCLK
100
ns
Minimum Data Clock Pulse Width
High
tDCLKPWH
30
ns
Minimum Data Clock Pulse Width
Low
tDCLKPWL
30
ns
Minimum Load Line
tLD
30
ns
Minimum Load Line High to
Mixer Clock On
tMIXCLK
30
ns
Minimum Data Clock to Load
Line High
tCLH
30
ns
Note 2: Specifications at TA = +25
°C and TA = +70°C are guaranteed by production test. Specifications at TA = 0°C are guaran-
teed by design and characterization.
Note 3: Noise performance of the device is dependent on the noise contribution from the supply to VREF. Use a low-noise supply for
VREF. VCC and VREF can be connected together to share the same supply voltage if the supply for VCC exhibits low noise.
Note 4: Total on-chip power dissipation is calculated as PDISS = VCC x ICC + VREF x IREF + [11V - (IMIX/4) x 115] x IMIX.
Note 5: Note that the LVDS CWD LO clocks are DC-coupled. This is to ensure immediate synchronization when the clock is first
turned on. An AC-coupled LO is problematic in that the RC time constant associated with the coupling capacitors and the
input impedance of the pin causes there to be a period of time (related to the RC time constant) when the DC level on the
chip side of the capacitor is outside the acceptable common-mode range and the LO swing does not exceed both the
logic thresholds required for proper operation. This problem associated with AC-coupling would cause an inability to
ensure synchronization among beam-forming channels. The LVDS signal is terminated differentially with an external 100
Ω
resistor on the board.
Note 6: External 100
Ω resistor terminates the LVDS differential signal path.
Note 7: The mixer common-mode current (3.25mA/channel) is specified as the common-mode current in each of the differential
mixer outputs (CW_QOUT+, CW_QOUT-, CW_IOUT+, CW_IOUT-).
Note 8: Specification guaranteed only for DOUT driving DIN of the next device in a daisy-chain fashion.
Note 9: This response time does not include the CW output highpass filter. When switching to VGA mode, the CW outputs stop
drawing current and the output voltage goes to the rail. If a highpass filter is used, the recovery time can be excessive and
a switching network is recommended as shown in the
Applications Information section.
Note 10: See the
Ultrasound-Specific IMD3 Specification in the Applications Information section.
Note 11: Mixer output-voltage compliance is the range of acceptable voltages allowed on the CW mixer outputs.
Note 12: Channel-to-channel gain-and-phase matching measured on 30 pieces during engineering characterization at room tem-
perature. Each mixer is used as a phase detector and produces a DC voltage in the IQ plane. The phase is given by the
angle of the vector drawn on that plane. Multiple channels from multiple parts are compared to each other to produce the
phase variation.
Note 13: Transconductance is defined as the quadrature summing of the CW differential output current at baseband divided by the
mixer’s input voltage.
相關(guān)PDF資料
PDF描述
VE-2TX-IV-F2 CONVERTER MOD DC/DC 5.2V 150W
AD8305ACP-R2 IC LOGARITHM CONV 100DB 16-LFCSP
VE-2TW-IV-F4 CONVERTER MOD DC/DC 5.5V 150W
VE-2TW-IV-F3 CONVERTER MOD DC/DC 5.5V 150W
VE-2TV-IV-F4 CONVERTER MOD DC/DC 5.8V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX2038EVKIT 制造商:Maxim Integrated Products 功能描述:ULTRASOUND VARIABLE-GAIN AMPLIFIER WITH CWD (12B COMPATIBLE - Boxed Product (Development Kits)
MAX2038混頻器 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
MAX2039 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Evaluation Kit
MAX2039_1 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Evaluation Kit
MAX2039ETP 功能描述:射頻混合器 1.7GHz-2.2GHz Up/Down Mixer RoHS:否 制造商:NXP Semiconductors 頻率范圍: 轉(zhuǎn)換損失——最大: 工作電源電壓:6 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube