- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383357 > MAX3110 (Maxim Integrated Products, Inc.) 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors PDF資料下載
參數(shù)資料
| 型號： | MAX3110 |
| 廠商： | Maxim Integrated Products, Inc. |
| 元件分類： | RS-232 |
| 英文描述： | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| 中文描述： | 5V的高速RS - 232收發(fā)器與0.1uF電容 |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 413K |
| 代理商： | MAX3110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
M
SPI/MICROWIRE-Compatible UART and ±15kV ESD-
Protected RS-232 Transceivers with Internal Capacitors
16
______________________________________________________________________________________
6
ST
0
7
IR
0
2
B2
0
3
B3
0
0
B0
0
1
B1
0
4
L
0
5
PE
0
10
RM
0
11
TM
0
8
RAM
0
9
PM
0
12
SHDNi
0
13
FEN
0
15
14
1
T
DIN
1
DOUT
R
BIT
Table 2. Write Configuration (D15, D14 = 1, 1)
Notes:
bit 15: DOUT
R = 1, Data is available to be read or is being read from the
receive register or FIFO.
R = 0, Receive register and FIFO are empty.
bit 14: DOUT
T = 1, Transmit buffer is empty.
T = 0, Transmit buffer is full.
bits 13–0: DOUT
Zeros
bits 15, 14: DIN
1,1 = Write Configuration
bit 13: DIN
FEN
= 0, FIFO is enabled.
FEN
= 1, FIFO is disabled.
bit 12: DIN
SHDNi = 1, Enter software shutdown.
SHDNi = 0, Exit software shutdown.
bit 11: DIN
TM
= 1, Transmit buffer empty interrupt is enabled.
TM
= 0, Transmit buffer empty interrupt is disabled.
bit 10: DIN
RM
= 1, Data available in the receive register or FIFO interrupt
is enabled.
RM
= 0, Data available in the receive register or FIFO interrupt
is disabled.
bit 9: DIN
PM
= 1, Parity bit high received interrupt is enabled.
PM
= 0, Parity bit received interrupt is disabled.
bit 8: DIN
RAM
= 1, Receiver-activity (shutdown mode)/Framing-error
(normal operation) interrupt is enabled.
RAM
= 0, Receiver-activity (shutdown mode)/Framing-error
(normal operation) interrupt is disabled.
bit 7: DIN
IR = 1, IrDA mode is enabled.
IR = 0, IrDA mode is disabled.
bit 6: DIN
ST = 1, Transmit two stop-bits.
ST = 0, Transmit one stop-bit.
bit 5: DIN
PE = 1, Parity is enabled for both transmit (state of Pt) and
receive.
PE = 0, Parity is disabled for both transmit and receive.
bit 4: DIN
L = 1, 7-bit words (8-bit words if PE = 1)
L = 0, 8-bit words (9-bit words if PE = 1)
bits 3–0: DIN
B3–B0 = XXXX, Baud-Rate Divisor Select Bits (see Table 6)
D15 is present at DOUT on
CS
’s falling edge. Consecutive bits are clocked out on SCLK’s falling edge.
發(fā)布緊急采購，3分鐘左右您將得到回復。