- 您現在的位置：買賣IC網 > PDF目錄11697 > MAX3892ETH+ (Maxim Integrated Products)IC 4:1 SERIALIZER SONET 44-TQFN PDF資料下載
參數資料
| 型號： | MAX3892ETH+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 6/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 4:1 SERIALIZER SONET 44-TQFN |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 43 |
| 功能： | 串行器 |
| 數據速率： | 2.7Gbps |
| 輸入類型： | LVDS |
| 輸出類型： | CML |
| 輸入數： | 4 |
| 輸出數： | 1 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 44-TQFN-EP（7x7） |
| 包裝： | 管件 |
MAX3892
+3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1
Serializer with Clock Synthesis
4
_______________________________________________________________________________________
Note 1: Specifications at -40°C are guaranteed by design and characterization.
Note 2: Measured with SLBO/CLK622 and SCLK outputs disabled and CML outputs open.
Note 3: AC characteristics are guaranteed by design and characterization.
Note 4: In 622MHz clock mode, the parallel data is clocked in by the rising edge of the 622MHz/666MHz parallel clock input. In the
311MHz clock mode, the parallel data is clocked in on both the rising and falling edges of the clock. The parallel input
setup and hold time increases by 60ps if the duty cycle is between 48% to 52% in 311MHz mode (Figure 1).
Note 5: Relative to the falling edge of the SCLKO.
Note 6: Measurement bandwidth is BW = 12kHz to 20MHz.
Note 7: Measured with 00001111 pattern, RCLK to PCLKI/PDI[3:0] phase approximately 40ps. See the
Jitter Generation vs. RCLK to
PCLK/PDI[3:0] Phase plot in the Typical Operating Characteristics section.
Note 8: Deterministic jitter includes pattern-dependent jitter and pulse-width distortion. Measured using a 27 - 1 PRBS pattern with
96 consecutive identical digits.
AC ELECTRICAL CHARACTERISTICS (continued)
(VCC = +3.0V to +3.6V, TA = -40°C to +85°C. Typical values are at VCC = +3.3V, differential LVDS loads = 100
Ω ±1%, CML loads =
50
Ω ±1%, TA = +25°C, unless otherwise noted.) (Note 3)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Serial Clock Output Jitter
Generation
JG
(Notes 6 and 7)
1.0
1.4
psRMS
Serial Data Output Random Jitter
RJ
(Note 7)
1.4
psRMS
Serial Data Output Deterministic
Jitter
DJ
(Note 8)
19
psP-P
REFERENCE CLOCK INPUT SPECIFICATIONS (RCLK)
Reference Clock Frequency
Tolerance
±100
ppm
Reference Clock Input Duty Cycle
30
70
%
RESET INPUTS (RESET)
Minimum Pulse Width of FIFO
Reset
UI is PCLKO period
4
UI
Tolerated Drift Between PCLKI
and PCLKO After Reset
UI is PCLKO period
±1UI
相關PDF資料 |
PDF描述 |
|---|---|
| V72C24H150BL3 | CONVERTER MOD DC/DC 24V 150W |
| MAX3681EAG+ | IC 1:4 DESERIALIZR W/LVDS 24SSOP |
| MAX9217ETM+ | IC SERIALIZER LVDS 48-TQFN |
| MAX9242EUM+ | SEMICONDUCTOR OTHER |
| MAX3680EAI+ | IC DESERIALZR 622MBPS TTL 28SSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX3892ETH+ | 功能描述:串行器/解串器 - Serdes 3.3V 2.5/2.7Gbps SDH /SONET 4:1 Serial RoHS:否 制造商:Texas Instruments 類型:Deserializer 數據速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數量:1 輸出端數量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX3892ETH+D | 制造商:Maxim Integrated Products 功能描述:3.3V 2.5GBPS/2.7GBPS SDH/SONET 4: - Rail/Tube |
| MAX3892ETH+T | 功能描述:串行器/解串器 - Serdes 3.3V 2.5/2.7Gbps SDH /SONET 4:1 Serial RoHS:否 制造商:Texas Instruments 類型:Deserializer 數據速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數量:1 輸出端數量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX3892ETH+TD | 制造商:Maxim Integrated Products 功能描述:3.3V 2.5GBPS/2.7GBPS SDH/SONET 4: - Tape and Reel |
| MAX389C/D | 功能描述:多路器開關 IC RoHS:否 制造商:Texas Instruments 通道數量:1 開關數量:4 開啟電阻（最大值）:7 Ohms 開啟時間（最大值）: 關閉時間（最大值）: 傳播延遲時間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UQFN-16 |
發(fā)布緊急采購，3分鐘左右您將得到回復。