<fieldset id="biuou"><track id="biuou"></track></fieldset>

  1. 參數(shù)資料
    型號: MAX5732BUTN+
    廠商: Maxim Integrated Products
    文件頁數(shù): 9/28頁
    文件大?。?/td> 0K
    描述: IC DAC 16BIT 32CHAN SER 56-TQFN
    產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
    Obsolescence Mitigation Program
    標準包裝: 37
    設(shè)置時間: 20µs
    位數(shù): 16
    數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
    轉(zhuǎn)換器數(shù)目: 32
    電壓電源: 模擬和數(shù)字
    功率耗散(最大): 2.5W
    工作溫度: 0°C ~ 85°C
    安裝類型: 表面貼裝
    封裝/外殼: 56-WFQFN 裸露焊盤
    供應(yīng)商設(shè)備封裝: 56-TQFN-EP(8x8)
    包裝: 管件
    輸出數(shù)目和類型: 32 電壓,單極
    采樣率(每秒): *
    MAX5732–MAX5735
    32-Channel, 16-Bit, Voltage-Output
    DACs with Serial Interface
    ______________________________________________________________________________________
    17
    Note: The offset DAC of every device can be pro-
    grammed with any of the four output voltage ranges.
    However, the specifications in the Electrical
    Characteristics table are only guaranteed (production
    tested) for the offset code associated with each partic-
    ular part number. For example, the MAX5734 specifica-
    tions are only valid with the MAX5734 offset- DAC code
    shown in Table 1.
    The offset DAC is summed with GS (Figure 1). The offset
    DAC can also cancel the offset of the output buffers.
    Any change in the offset DAC affects all 32 DACs.
    The offset DAC is also configured identically to the
    other 32 DACs with an input and DAC register. Write to
    the offset DAC through the serial interface by using
    control bits C2, C1, and C0 = 001 followed by the data
    bits D15–D0. The
    CLR command affects the offset DAC
    as well as the other DACs.
    The data format for the offset DAC codes are: control bits
    C2, C1, and C0 = 011, address bits A5–A0 = 100000, 7
    don’t-care bits, and 16 data bits as shown in Table 2.
    Output Amplifiers (OUT0–OUT31)
    All DAC outputs are internally buffered. The internal
    buffers provide gain, improved load regulation, and tran-
    sition glitch suppression for the DAC outputs. The output
    buffers slew at 1V/s and can drive 10k
    in parallel with
    100pF. The output buffers are powered by AVCC and
    VSS. AVCC and VSS determine the maximum output
    voltage range of the device.
    The input code, the voltage reference, the offset DAC
    output, the voltage on GS, and the gain of the output
    amplifier determine the output voltage. Calculate VOUT
    as follows:
    where GAIN = 5/3 for the MAX5732, or GAIN = 10/3 for
    the MAX5733/MAX5734/MAX5735.
    Load-DAC (
    LDAC) Input
    The MAX5732–MAX5735 feature an active-low
    LDAC
    logic input that allows the outputs OUT_ to update
    asynchronously. Keep
    LDAC high during normal opera-
    tion (when the device is controlled only through the ser-
    ial interface). Drive
    LDAC low to simultaneously update
    all DAC outputs with data from their respective input
    registers. Figure 3 shows the
    LDAC timing with respect
    to OUT_.
    A software command can also activate the
    LDAC oper-
    ation. To activate
    LDAC by software, set control bits
    V
    GAIN
    V
    DAC code
    offset DAC code
    V
    OUT
    REF
    GS
    =
    ××
    ()
    +
    2
    16
    PART NUMBER
    D15
    D14
    D13
    D12
    D11
    D10
    D9
    D8
    D7
    D6
    D5
    D4
    D3
    D2
    D1
    D0
    MAX5732
    0000
    000000000000
    MAX5733
    0000
    000000000000
    MAX5734
    0100
    000000000000
    MAX5735
    1000
    000000000000
    Table 1. Offset DAC Codes
    OUT_
    ±0.5 LSB
    tS
    tLDAC
    LDAC
    Figure 3.
    LDAC Timing
    Note: For the MAX5732, the maximum code for the offset DAC is 16384. For the MAX5733/MAX5734/MAX5735, the maximum code
    for the offset DAC is 40000.
    Table 2. Serial Data Format
    CONTROL
    BITS
    ADDRESS
    BITS
    DON’T-
    CARE
    BITS
    DATA BITS
    C2, C1,
    AND C0
    A5–A0
    D15–D0
    011
    100000
    XXXXXXX
    See table 1
    相關(guān)PDF資料
    PDF描述
    MAX5733BUTN+T IC DAC 16BIT 32CHAN SER 56-TQFN
    VI-24P-IW-S CONVERTER MOD DC/DC 13.8V 100W
    MX7537LN+ IC DAC 12BIT DL MULT 24-DIP
    VI-24P-CU-F3 CONVERTER MOD DC/DC 13.8V 200W
    ADM3311EARSZ-REEL IC TXRX RS232 3:5 2.7V 28SSOP
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MAX5732BUTN+ 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit 32Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
    MAX5732BUTN+T 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10-Bit 32Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
    MAX5732BUTN-T 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
    MAX5732CCTN 制造商:Maxim Integrated Products 功能描述:16-BIT 32 CHANNEL 0 - 5V VOUT DAC - Rail/Tube
    MAX5732CUCB 制造商:Maxim Integrated Products 功能描述:16-BIT 32 CHANNEL 0 - 5V VOUT DAC - Rail/Tube