參數(shù)資料
型號： MAX5894EGK+TD
廠商： Maxim Integrated Products
文件頁數(shù)： 18/32頁
文件大?。?/td> 0K
描述： IC DAC 14BIT DUAL 500MSPS 68-QFN
產(chǎn)品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 2,500
設置時間： 11ns
位數(shù)： 14
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 886mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 68-VFQFN 裸露焊盤
供應商設備封裝： 68-QFN 裸露焊盤（10x10）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 2 電流，單極
采樣率（每秒）： 500M
Power-Down Mode
The MAX5894 features three power-saving modes.
Each DAC can be individually powered down through
bits 2 and 3 of address 00h. The interpolation filters can
also be powered down through bit 4 of address 00h,
preserving the output level of each DAC (the DACs
remain powered). Powering down both DACs automati-
cally puts the MAX5894 into full power-down, including
the interpolation filters.
Applications Information
Frequency Planning
System designers need to take the DAC into account
during frequency planning for high-performance appli-
cations. Proper frequency planning can ensure that
optimal system performance is achieved. The
MAX5894 is designed to deliver excellent dynamic per-
formance across wide bandwidths, as required for
communication systems. As with all DACs, some com-
binations of output frequency and update rate produce
better performance than others.
Harmonics are often folded down into the band of inter-
est. Specifically, if the DAC outputs a frequency close
to fS/N, the Mth harmonic of the output signal will be
aliased down to:
Thus, if N
≈ (M + 1), the Mth harmonic will be close to
the output frequency. SFDR performance of a current-
steering DAC is often dominated by 3rd-order harmonic
distortion. If this is a concern, placing the output signal
at a different frequency other than fS/4 should be con-
sidered.
Common to interpolating DACs are images near the
divided clocks. In a DAC configured for 4x interpolation,
this applies to images around fS/4 and fS/2. In a DAC
configured for 8x interpolation, this applies to images
around fS/8, fS/4, and fS/2. Most of these images are
not part of the in-band (0 to fDATA/2) SFDR specifica-
tion, though they are a consideration for out-of-band
(fDATA/2 - fDAC/2) SFDR and may depend on the rela-
tionship of the DATACLK to DAC update clock (see the
Data Clock section). When specifying the output recon-
struction filter for other than baseband signals, these
images should not be ignored.
Data Clock
The MAX5894 features synchronizers that allow for arbi-
trary phase alignment between DATACLK and
CLKP/CLKN. The DATACLK causes internal switching in
the MAX5894 and the phase between DATACLK (input
mode) to CLKP/CLKN influences the images at
DATACLK. Optimum image rejection is achieved when
DATACLK transitions are aligned with the falling edge of
CLKP. Figure 14 shows the image level near DATACLK
as a function of the DATACLK (input mode) to
CLKP/CLKN phase at 500Msps, 4x interpolation for a
10MHz, -6dBFS output signal.
Clock Interface
The MAX5894 features a flexible differential clock input
(CLKP, CLKN) with a separate supply (AVCLK) to
achieve optimum jitter performance. It uses an ultra-low
jitter clock to achieve the required noise density. Clock
jitter must be less than 0.5psRMS to meet the specified
noise density. For that reason, the CLKP/CLKN input
source must be designed carefully. The differential
clock (CLKN and CLKP) input can be driven from a sin-
gle-ended or a differential clock source. Differential
clock drive is required to achieve the best dynamic
performance from the DAC. For single-ended opera-
tion, drive CLKP with a low noise source and bypass
CLKN to GND with a 0.1F capacitor.
The CLKP and CLKN pins are internally biased to
AVCLK/2. This allows the user to AC-couple clock
ff
M f
f
NM
N
S
OUT
S
=×
=
MAX5894
14-Bit, 500Msps, Interpolating and Modulating
Dual DAC with CMOS Inputs
______________________________________________________________________________________
25
Figure 14. Effect of CLKP/CLKN to DATACLK Phase on fS/4
Images
fS/4 IMAGES vs. CLKP/CLKN to DATACLK DELAY
fDATA = 125Mwps, 4x INTERPOLATION
CLKP/CLKN DELAY (ns)
IMAGE
LEVEL
(dBc)
6
4
2
-100
-90
-80
-70
-60
-50
-110
08
fS/4 - fOUT
fOUT = 10MHz
AOUT = -6dBFS
fS/4 + fOUT
相關(guān)PDF資料
PDF描述
VE-B3K-MX-F1 CONVERTER MOD DC/DC 40V 75W
VE-B3J-MX-F3 CONVERTER MOD DC/DC 36V 75W
MAX5155AEPE+ IC DAC 12BIT DUAL LP SER 16-DIP
VE-B3J-MX-F2 CONVERTER MOD DC/DC 36V 75W
JBXFD00G04MSSDPR CONN PLUG 4POS STRAIGHT SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX5894EVCMOD2 功能描述:數(shù)模轉(zhuǎn)換器- DAC Evaluation Kit for the MAX5893/MAX5894/MAX5895 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5894EVKIT 功能描述:數(shù)模轉(zhuǎn)換器- DAC Evaluation Kit for the MAX5893/MAX5894/MAX5895 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5895EGK+D 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 2Ch 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5895EGK+TD 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 2Ch 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MAX5895EGK-D 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*