參數(shù)資料
型號: MAX7000
廠商: Altera Corporation
英文描述: Programmable Logic Device Family
中文描述: 可編程邏輯器件系列
文件頁數(shù): 43/62頁
文件大?。?/td> 1173K
代理商: MAX7000
Altera Corporation
43
MAX 7000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
These values are specified under the recommended operating conditions shown in
Table 11
. See
Figure 13
for more
information on switching waveforms.
(2)
This minimum pulse width for preset and clear applies for both global clear and array controls. The
t
parameter
must be added to this minimum width if the clear or reset signal incorporates the
t
LAD
parameter into the signal
path.
(3)
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
(4)
These parameters are measured with a 16-bit loadable, enabled, up/ down counter programmed into each LAB.
(5)
The
f
MAX
values represent the highest frequency for pipelined data.
(6)
Operating conditions: V
= 3.3 V
±
10
%
for commercial and industrial use.
(7)
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
(8)
The
t
parameter must be added to the
t
LAD
, t
LAC
, t
IC
, t
EN
,
t
SEXP
,
t
ACL
, and
t
CPPW
parameters for macrocells
running in the low-power mode.
Tables 30
and
31
show the EPM7160S AC operating conditions.
Table 30. EPM7160S External Timing Parameters (Part 1 of 2)
Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
-6
-7
-10
-15
Min Max Min Max Min Max Min Max
t
PD1
t
PD2
Input to non-registered output
C1 = 35 pF
6.0
7.5
10.0
15.0
ns
I/O input to non-registered
output
C1 = 35 pF
6.0
7.5
10.0
15.0
ns
t
SU
t
H
t
FSU
Global clock setup time
3.4
4.2
7.0
11.0
ns
Global clock hold time
0.0
0.0
0.0
0.0
ns
Global clock setup time of fast
input
2.5
3.0
3.0
3.0
ns
t
FH
Global clock hold time of fast
input
0.0
0.0
0.5
0.0
ns
t
CO1
t
CH
t
CL
t
ASU
t
AH
t
ACO1
t
ACH
t
ACL
t
CPPW
Global clock to output delay
C1 = 35 pF
3.9
4.8
5
8
ns
Global clock high time
3.0
3.0
4.0
5.0
ns
Global clock low time
3.0
3.0
4.0
5.0
ns
Array clock setup time
0.9
1.1
2.0
4.0
ns
Array clock hold time
1.7
2.1
3.0
4.0
ns
Array clock to output delay
C1 = 35 pF
6.4
7.9
10.0
15.0
ns
Array clock high time
3.0
3.0
4.0
6.0
ns
Array clock low time
3.0
3.0
4.0
6.0
ns
Minimum pulse width for clear
and preset
(2)
2.5
3.0
4.0
6.0
ns
t
ODH
Output data hold time after
clock
C1 = 35 pF
(3)
1.0
1.0
1.0
1.0
ns
t
CNT
f
CNT
Minimum global clock period
6.7
8.2
10.0
13.0
ns
Maximum internal global clock
frequency
(4)
149.3
122.0
100.0
76.9
MHz
相關(guān)PDF資料
PDF描述
MAX7000S Programmable Logic Device Family
MAX7030 RES 22.1-OHM 1% 0.1W 100PPM THICK-FILM SMD-0603 5K/REEL-7IN-PA
MAX7030-ATJ Low-Cost, 315MHz, 345MHz, and 433.92MHz ASK Transceiver with Fractional-N PLL
MAX7030HATJ Low-Cost, 315MHz, 345MHz, and 433.92MHz ASK Transceiver with Fractional-N PLL
MAX7030LATJ Low-Cost, 315MHz, 345MHz, and 433.92MHz ASK Transceiver with Fractional-N PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX7000A 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
MAX-7000A 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
MAX7000AE 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
MAX7000B 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
MAX7000S 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family