參數(shù)資料
型號: MAX9206EAI
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 通用總線功能
英文描述: 10-Bit Bus LVDS Deserializers
中文描述: LINE RECEIVER, PDSO28
封裝: 5.30 MM, 0.65 MM PITCH, SSOP-28
文件頁數(shù): 11/12頁
文件大?。?/td> 179K
代理商: MAX9206EAI
M
10-Bit Bus LVDS Deserializers
______________________________________________________________________________________
11
Topologies
The MAX9206/MAX9208 deserializers can operate in a
variety of topologies. Examples of double-terminated
point-to-point and point-to-point broadcast are shown
in Figures 10 and 11. Use 1% surface-mount termina-
tion resistors.
A point-to-point interface terminated at each end in the
characteristic impedance of the cable or PC board
traces is shown in Figure 10. The total load seen by the
serializer is 50
. The double termination typically
reduces reflections compared to a single 100
termi-
nation. A single 100
termination at the deserializer
input is feasible and makes the differential signal swing
larger.
A point-to-point version of a multidrop bus is shown in
Figure 11. The low-jitter MAX9150 10-port repeater is
used to reproduce and transmit the serializer output
over 10 double-terminated point-to-point links.
Compared to a bus, more interconnect is traded for
robust hot-plug capability.
The repeater eliminates nine serializers compared to 10
individual point-to-point serializer-to-deserializer con-
nections. Since repeater jitter is a component of the
total jitter seen at the deserializer input (along with
other sources of jitter), a low-jitter repeater is essential
in most high data-rate applications.
Board Layout
A four-layer PC board providing separate power,
ground, and signal layers is recommended. Keep the
LVTTL/LVCMOS inputs and outputs separated from the
BLVDS inputs to prevent coupling into the BLVDS lines.
Chip Information
TRANSISTOR COUNT: 9602
PROCESS: CMOS
LOGIC INPUTS
REN
PWRDN
CONDITIONS
OUTPUTS
X
Low
Power applied and stable
Power-down mode. PLL is stopped. Current consumption is reduced
to 400μA (typ). ROUT_, RCLK, and
LOCK
are high impedance.
Low
High
Deserializer initialized
RCLK and ROUT_ are high impedance.
LOCK
is active, indicating
the serial input status.
High
High
Deserializer initialized
RCLK and ROUT_ are active.
LOCK
is active, indicating the serial
input status.
Table 2. Input/Output Function Table
X = don
t care
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
ROUT0
ROUT1
ROUT2
ROUT3
ROUT4
DV
CC
ROUT9
DGND
DV
CC
DGND
ROUT5
ROUT6
ROUT7
ROUT8
DGND
AGND
AGND
AV
CC
LOCK
RCLK
REN
PWRDN
RI-
RI+
AV
CC
REFCLK
RCLK_R/F
AGND
SSOP
TOP VIEW
MAX9206/
MAX9208
Pin Configuration
相關PDF資料
PDF描述
MAX9208 10-Bit Bus LVDS Deserializers
MAX9208EAI 10-Bit Bus LVDS Deserializers
MAX9212EUM Programmable DC-Balance 21-Bit Deserializers
MAX9214EUM Programmable DC-Balance 21-Bit Deserializers
MAX9216EUM Programmable DC-Balance 21-Bit Deserializers
相關代理商/技術參數(shù)
參數(shù)描述
MAX9206EAI/V+ 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64
MAX9206EAI/V+T 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64
MAX9206EAI+ 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64
MAX9206EAI+C9F 制造商:Maxim Integrated Products 功能描述:10-BIT BUS LVDS SERIALIZERS. - Rail/Tube
MAX9206EAI+T 功能描述:串行器/解串器 - Serdes 10-Bit Bus LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64