- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10951 > MAX9867ETJ+ (Maxim Integrated Products)IC STEREO AUD CODEC LP 32TQFN-EP PDF資料下載
參數(shù)資料
| 型號： | MAX9867ETJ+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 14/55頁 |
| 文件大小： | 0K |
| 描述： | IC STEREO AUD CODEC LP 32TQFN-EP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 60 |
| 類型： | 立體聲音頻 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 分辨率（位）： | 18 b |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 是 |
| 動態(tài)范圍，標準 ADC / DAC (db)： | 85 / 90 |
| 電壓 - 電源，模擬： | 1.65 V ~ 1.95 V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 1.95 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 32-TQFN-EP（5x5） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
Detailed Description
The MAX9867 is a low-power stereo audio codec
designed for portable applications requiring minimum
power consumption.
The stereo playback path accepts digital audio through
a flexible interface compatible with I2S, TDM, and left-
justified signals. An oversampling sigma-delta DAC
converts the incoming digital data stream to analog
audio and outputs the audio through the stereo head-
phone amplifier. The headphone amplifier can be con-
figured in differential, single-ended, and capacitorless
output modes.
The stereo record path has two analog microphone
inputs with selectable gain. An integrated microphone
bias can be used to power the microphones. The left
analog microphone inputs can also accept data from
up to two digital microphones. An oversampling sigma-
delta ADC converts the microphone signals and out-
puts the digital bit stream over the digital audio
interface.
Integrated digital filtering provides a range of notch and
highpass filters for both the playback and record paths
to limit undesirable low-frequency signals and GSM
transmission noise. The digital filtering provides attenuation
of out-of-band energy by over 70dB, eliminating audi-
ble aliasing. A digital sidetone function allows audio
from the record path to be summed into the playback
path after digital filtering.
The MAX9867 also includes two stereo, single-ended
line inputs with gain adjustment, which can be record-
ed by the ADCs and/or output by the headphone ampli-
fiers. An auxiliary ADC accurately measures a DC
voltage by utilizing the right audio ADC and reporting
the DC voltage through the I2C interface. A jack detec-
tion function allows the detection of headphone, micro-
phone, and headset jacks. Insertion and removal
events can be programmed to trigger a hardware inter-
rupt and flag an I2C register bit.
The MAX9867’s flexible clock circuitry utilizes a program-
mable clock divider and a digital PLL, allowing the DAC
and ADC to operate at maximum dynamic range for all
combinations of master clock (MCLK) and sample rate
(LRCLK) without consuming extra supply current. Any
master clock between 10MHz and 60MHz is supported
as are all sample rates from 8kHz to 48kHz. Master and
slave modes are supported for maximum flexibility.
MAX9867
Ultra-Low Power Stereo Audio Codec
______________________________________________________________________________________
21
Pin Description (continued)
PIN/BUMP
TQFN-EP
WLP
NAME
FUNCTION
22
E3
LOUTP
Positive Left-Channel Headphone Output. Connect directly to the load in
differential and capacitorless mode. AC-couple to the load in single-ended mode.
23
E2
PVDD
Headphone Power Supply. Bypass to PGND with a 1F capacitor.
24, 25
—
N.C.
No Connection
26
E1
DVDDIO
Digital Audio Interface Power Supply. Bypass to DGND with a 1F capacitor.
27
D1
SDOUT
Digital Audio Serial-Data ADC Output
28
C2
SDIN
Digital Audio Serial-Data DAC Input
29
C1
LRCLK
Digital Audio Left-Right Clock Input/Output. LRCLK is the audio sample rate clock
and determines whether the audio data on SDIN is routed to the left or right
channel. In TDM mode, LRCLK is a frame synchronization pulse. LRCLK is an
input when the MAX9867 is in slave mode and an output when in master mode.
30
B1
BCLK
Digital Audio Bit Clock Input/Output. BCLK is an input when the MAX9867 is in
slave mode and an output when in master mode.
31
B2
MCLK
Master Clock Input. Acceptable input frequency range: 10MHz to 60MHz.
32
A1
DVDD
Digital Power Supply. Supply for the digital circuitry and I
2C interface. Bypass to
DGND with a 1F capacitor.
—
EP
Exposed Pad. Connect the exposed thermal pad to AGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCIMX357DVM5BR2 | IC MPU I.MX35 400MAPBGA |
| VI-26V-IY-F1 | CONVERTER MOD DC/DC 5.8V 50W |
| TP3054WM/NOPB | IC FILTER ENHANCE INTERFC 16SOIC |
| MK51DN256ZCMD10 | IC ARM CORTEX MCU 256KB 144BGA |
| VI-26T-IY-F4 | CONVERTER MOD DC/DC 6.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9867ETJ+ | 功能描述:接口—CODEC Stereo Audio CODEC for Portable Devices RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| MAX9867ETJ+T | 功能描述:接口—CODEC Stereo Audio CODEC for Portable Devices RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| MAX9867EVKIT+ | 功能描述:音頻 IC 開發(fā)工具 MAX9867 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| MAX9867EWV+ | 制造商:Maxim Integrated Products 功能描述:LOW-POWER, STEREO AUDIO CODEC - Rail/Tube |
| MAX9867EWV+T | 功能描述:接口—CODEC Stereo Audio CODEC for Portable Devices RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。