- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1946 > MAXQ612J-0000+ (Maxim Integrated Products)IC MCU 16BIT 128KB IR MOD 44WQFN PDF資料下載
參數(shù)資料
| 型號(hào)： | MAXQ612J-0000+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 19/35頁(yè) |
| 文件大小： | 0K |
| 描述： | IC MCU 16BIT 128KB IR MOD 44WQFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 43 |
| 系列： | MAXQ® |
| 核心處理器： | RISC |
| 芯體尺寸： | 16-位 |
| 速度： | 12MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，紅外線，電源故障，POR，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲(chǔ)器容量： | 128KB（128K x 8） |
| 程序存儲(chǔ)器類(lèi)型： | 閃存 |
| RAM 容量： | 6K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.7 V ~ 3.6 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 44-WFQFN 裸露焊盤(pán) |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
26
Maxim Integrated
16-Bit Microcontrollers with
Infrared Module and Optional USB
MAXQ612/MAXQ622
Programmable 9th bit parity support
Start/stop bit support
Serial Peripheral Interface (SPI)
The dual-integrated SPI interfaces provide independent
serial communication channels that communicate syn-
chronously with peripheral devices in a multiple master
or multiple slave system. The interface allows access to
a 4-wire, full-duplex serial bus, and can be operated in
either master mode or slave mode. Collision detection
is provided when two or more masters attempt a data
transfer at the same time.
The maximum SPI master transfer rate is Sysclk/2. When
operating as an SPI slave, the MAXQ612/MAXQ622 can
support up to Sysclk/4 SPI transfer rate. Data is trans-
ferred as an 8-bit or 16-bit value, MSB first. In addition,
the SPI module supports configuration of an active SSEL
state through the slave active select. Separate pins and
registers are used to differentiate between the two SPI ports.
I2C Bus
The microcontroller integrates an internal I2C bus mas-
ter/slave for communication with a wide variety of other
I2C–enabled peripherals. The I2C bus is a 2-wire, bidi-
rectional bus using two bus lines—the serial data line
(SDA) and the serial clock line (SCL)—and a ground line.
Both the SDA and SDL lines must be driven as open-
collector/drain outputs. External resistors are required as
shown in Figure 1 to pull the lines to a logic-high state.
The device supports both the master and slave proto-
cols. In the master mode, the device has ownership of
the I2C bus, drives the clock, and generates the START
and STOP signals. This allows it to send data to a slave
or receive data from a slave as required. In slave mode,
the device relies on an externally generated clock to
drive SCL and responds to data and commands only
when requested by the I2C master device.
USB Controller (MAXQ622 Only)
The integrated USB controller is compliant with the USB
2.0 specification, providing full-speed operation with the
newest generation of USB peripherals. The USB con-
troller functions as a full-speed USB peripheral device.
Integrating the USB physical interface (PHY) allows
direct connection to the USB cable, reducing board
space and overall system cost. A system interrupt can
be enabled to signal that the USB needs to be serviced.
The CPU communicates to the USB controller module
through the SFR interface. The microcontroller is seen
by a USB host as a peripheral, characterized by the fol-
lowing endpoints:
EP0: Bidirectional CONTROL endpoint with a 64-byte
data storage.
EP1-OUT: BULK (or INT) OUT endpoint. Double-
buffered 64 bytes data storage.
EP2-IN: BULK (or INT) IN endpoint. Double-buffered
64 bytes data storage.
EP3-IN: BULK (or INT) IN endpoint. Single-buffered 64
bytes data storage.
The choice to use EP1, EP2, and EP3 as BULK or
INTERRUPT endpoints is strictly a function of the end-
point descriptors that the USB controller returns to the
USB host during enumeration.
The USB controller communicates to a total of 384
bytes of endpoint data memory (2 x 64 bytes for each
data moving endpoint EP1 and EP2), 64 bytes for the
CONTROL endpoint, and 64 bytes for endpoint EP3.
Double-buffering EP1 and EP2 improves throughput by
allowing the CPU to read or load the next packet while
the USB controller is moving the current packet over
USB. EP3-IN is intended to serve as a large interrupt
endpoint for various USB class specifications such as
the Still Image Capture Device. It can also be used as a
second BULK IN endpoint.
On-Chip Oscillator
An external quartz crystal or a ceramic resonator can be
connected between HFXIN and HFXOUT, as illustrated
in Figure 3.
To operate the core from an external clock, connect the
clock source to the HFXIN pin and connect the HFXOUT
Figure 3. On-Chip Oscillator
VDD
HFXIN
CLOCK CIRCUIT
RF = 1MI Q50%
C1 = C2 = 12pF
STOP
HFXOUT
C2
C1
RF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAXQ613K-0000+ | IC MCU 16BIT IR MOD 44TQFP |
| MAXQ618J-0000+ | IC MCU 16BIT 80KB FLASH 44TQFN |
| MAXQ7665BATM+T | IC MCU-BASED DAS 16BIT 48-TQFN |
| MAXQ7667AACM/V+T | IC MCU-BASED DAS 16BIT 48-LQFP |
| MAXQ7670AATL/V+ | IC MCU W/12BIT ADC 40TQFN-EP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAXQ612J-0000+ | 功能描述:16位微控制器 - MCU 16-Bit MCU w/Infrared Module RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| MAXQ612J-UEI+ | 制造商:Maxim Integrated Products 功能描述:MAXQ612 BLANK 44 TQFN FW SCRT UEI - Rail/Tube |
| MAXQ612X-UEI+ | 制造商:Maxim Integrated Products 功能描述:MAXQ612 BLANK BARE DIE FW SCRT UEI - Gel-pak, waffle pack, wafer, diced wafer on film |
| MAXQ613 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| MAXQ613 16位微控制器 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。