- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10924 > MAXQ613J-0000+ (Maxim Integrated Products)IC MCU 16BIT IR MOD 44TQFN EP PDF資料下載
參數(shù)資料
| 型號： | MAXQ613J-0000+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 16BIT IR MOD 44TQFN EP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 43 |
| 系列： | MAXQ® |
| 核心處理器： | RISC |
| 芯體尺寸： | 16-位 |
| 速度： | 12MHz |
| 連通性： | SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，紅外線，電源故障，POR，WDT |
| 輸入/輸出數(shù)： | 24 |
| 程序存儲器容量： | 48KB（48K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1.5K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.7 V ~ 3.6 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 44-WFQFN 裸露焊盤 |
| 包裝： | 管件 |
| 其它名稱： | 90-M3600+J00 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
21
Maxim Integrated
16-Bit Microcontroller with Infrared Module
MAXQ613
To erase, the following function would be used:
/* Erase the given Flash page
* addr: Flash offset (anywhere within page)
*/
int flash_erasepage(uint16_t addr);
The in-application flash memory programming must call
ROM utility functions to erase and program any of the
flash memory. Memory protection is enforced by the
ROM utility functions. In-application is not available in
ROM-only versions of the device.
In-Circuit Debug and JTAG
Interface
Embedded debug hardware and software are devel-
oped and integrated to provide full in-circuit debugging
capability in a user-application environment. These hard-
ware and software features include the following:
Debug engine
Set of registers providing the ability to set breakpoints
on register, code, or data using debug service rou-
tines stored in ROM
Collectively, these hardware and software features sup-
port two modes of in-circuit debug functionality:
Background mode:
CPU is executing the normal user program
Allows the host to configure and set up the in-circuit
debugger
Debug mode:
Debugger takes over the control of the CPU
Read/write accesses to internal registers and memory
Single-step of the CPU for trace operation
The interface to the debug engine is the TAP control-
ler. The interface allows for communication with a bus
master that can either be automatic test equipment or a
component that interfaces to a higher level test bus as
part of a complete system. The communication operates
across a 4-wire serial interface from a dedicated TAP
that is compatible with the JTAG IEEE Standard 1149.
The TAP provides an independent serial channel to com-
municate synchronously with the host system.
To prevent unauthorized access of the protected memo-
ry regions through the JTAG interface, the debug engine
prevents modification of the privilege registers and
disallows all access to system memory, unless memory
protection is disabled. In addition, all services (such as
register display or modification) are denied when code
is executing inside the system area. The debugger is not
available for ROM-only versions of the device.
Operating Modes
The lowest power mode of operation is stop mode. In this
mode, CPU state and memories are preserved, but the
CPU is not actively running. Wake-up sources include
external I/O interrupts, the power-fail warning interrupt,
wake-up timer, or a power-fail reset. Any time the micro-
controller is in a state where code does not need to be
executed, the user software can put the device into stop
mode. The nanopower ring oscillator is an internal ultra-
low-power (400nA) 8kHz ring oscillator that can be used
to drive a wake-up timer that exits stop mode. The wake-
up timer is programmable by software in steps of 125Fs
up to approximately 8s.
The power-fail monitor is always on during normal opera-
tion. However, it can be selectively disabled during stop
mode to minimize power consumption. This feature is
enabled using the power-fail monitor disable (PFD) bit
in the PWCN register. The reset default state for the PFD
bit is 1, which disables the power-fail monitor function
during stop mode. If power-fail monitoring is disabled
(PFD = 1) during stop mode, the circuitry responsible
for generating a power-fail warning or reset is shut down
and neither condition is detected. Thus, the VDD < VRST
condition does not invoke a reset state.
Figure 10. In-Circuit Debugger
TAP
CONTROLLER
CPU
DEBUG
ENGINE
DEBUG
SERVICE
ROUTINES
(UTILITY ROM)
CONTROL
BREAKPOINT
ADDRESS
DATA
MAXQ613
TMS
TCK
TDI
TDO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISD17150PY | IC VOICE REC/PLAY 150SEC 28-DIP |
| VI-2TW-CV-S | CONVERTER MOD DC/DC 5.5V 150W |
| VI-22K-IX-F1 | CONVERTER MOD DC/DC 40V 75W |
| VI-22J-IX-F4 | CONVERTER MOD DC/DC 36V 75W |
| VI-22J-IX-F3 | CONVERTER MOD DC/DC 36V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAXQ613J-0000+ | 功能描述:16位微控制器 - MCU 16-Bit MCU w/Infrared Module RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| MAXQ613K-0000+ | 功能描述:16位微控制器 - MCU Integrated Circuits (ICs) Embedded - Microcontrollers - Application Specific - IC MCU 16BIT IR MOD 44TQFP RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| MAXQ613X-0000+ | 功能描述:16位微控制器 - MCU 16-Bit MCU w/Infrared Module RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| MAXQ614 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:16-Bit Microcontroller with Infrared Module |
| MAXQ615 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:16-Bit MAXQ Microcontroller with Hardware Multiplier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。