- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377881 > MB4053M (FUJITSU LTD) 6-Channel 8-BIT A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | MB4053M |
| 廠商： | FUJITSU LTD |
| 元件分類： | ADC |
| 英文描述： | 6-Channel 8-BIT A/D Converter |
| 中文描述： | 6-CH 8-BIT SINGLE-SLOPE ADC, SERIAL ACCESS, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁(yè)數(shù)： | 10/17頁(yè) |
| 文件大?。?/td> | 135K |
| 代理商： | MB4053M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
10
MB4053
I
OPERATION DESCRIPTION
Refer to BLOCK DIAGRAM, and DIAGRAM. Address inputs A
0
to A
2
are used to select the analog input to be
converted, (one of the six analog inputs I
1
to I
6
). The RAMP START input is switched from a logic 1 to a logic
zero. This causes the external ramp capacitor C
H
to charge at a fixed rate. (Note 1) until it reaches the sum of
the selected analog input voltage and a constant offset voltage V
BE1
. The RAMP STOP output (open-collector
switches from a logic 0 to logic 1 when the voltage on C
H
reaches the comparator reference voltage V
BE2
. The
RAMP START input is switched back to a logic 1 after C
H
is completely charged. This disconnects the analog
input from C
H
and allows it to be gin discharging at a fixed rate (Note 2). When the voltage on C
H
reaches the
comparator reference voltage V
BE2
the RAMP STOP output switches back to a logic 0. This completes a
conversion cycle for 1 channel.
The time between the RAMP START input switching (0
→
1) and RAMP STOP output switching (1
→
0) is the
RAMP TIME t
R
. This would be directly proportional to the analog input voltage for the ideal situation where there
was no comparator switching level error, leakage, switching delay times or effect of the impedance of the internal
reference current source. t
R
can be calculated for the ideal case as follows:
This ramp time is converted to a digital representation by counting t
R
with the microprocessor. If a small error
can be tolerated, the A/D conversion software can be reduced and the conversion time minimized by omitting
corrections.
Notes:
t
R
= V
IN
×
Where: V
IN
= Analog input voltage to be measured
C
H
= External ramp capacitor
V
CC
-
V
REF
R
REF
I
R
=
C
H
I
R
1 Charge slope = I
C
H
Where: I
A
is the acquisition current whose value is determined from the circuit constant in the IC.
2 Discharge slope =
A
– I
R
≥
150
μ
A – I
R
C
H
C
–
H
I
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB4053PF | 6-Channel 8-BIT A/D Converter |
| MB40568 | A/D Converter (1-channel, 8-bit low-power model with built-in clamp circuit) |
| MB40568P-SK | A/D Converter (1-channel, 8-bit low-power model with built-in clamp circuit) |
| MB40568PF | A/D Converter (1-channel, 8-bit low-power model with built-in clamp circuit) |
| MB40578 | Header; No. of Contacts:10; Pitch Spacing:4.2mm; No. of Rows:2; Series:BMI; Connector Body Material:Nylon; Mounting Type:PC Board; Terminal Type:Straight Pin |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB4053PF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:6-Channel 8-BIT A/D Converter |
| MB40558 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:1 CHANNEL 8-BIT VIDEO A/D CONVERTER |
| MB40568 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:A/D Converter (1-channel, 8-bit low-power model with built-in clamp circuit) |
| MB40568PF | 制造商:FUJITSU 功能描述:1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24 |
| MB40568PFGBNDTF | 制造商:FUJI 功能描述:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。