![](http://datasheet.mmic.net.cn/330000/MB81116822A-100_datasheet_16435780/MB81116822A-100_20.png)
20
MB81116822A-125/-100/-84/-67
BURST MODE OPERATION AND BURST TYPE (Continued)
When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write
operation.
The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to
the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to
be determined by burst length, it assigns +1 to the previous (or initial) address until reaching the end of boundary
address and then wraps round to least significant address (=0).
FULL COLUMN BURST AND BURST STOP COMMAND (BST)
The full column burst is an option of burst length and available only at sequential mode of burst type. This full
column burst mode is repeatedly access to the same column. If burst mode reaches end of column address,
then it wraps round to first column address (=0) and continues to count until interrupted by the news Read
(READ)/Write (WRIT/BWRIT), Precharge (PRE), or Burst Stop (BST) command. The selection of auto-
precharge option is illegal during the full column burst operation except Write command at BURST READ &
SINGLE WRITE mode.
The BST command is applicable to terminated the full column burst operation and illegal during the burst
operation with length of 1, 2, 4, and 8. If the BST command is asserted during the full column burst mode, its
operation is terminted immediately and the internal state moves to Bank Active.
When read mode is interrupted by BST command, the output will be in High-Z.
For the detail rule, please refer to Timing Diagram-8.
When write mode is interrupted by BST command, the data to be applied at the same time with BST command
will be ignored.
BURST READ & SINGLE WRITE
The burst read and single write mode provides single word write operation regardless of its burst length. In this
mode, burst read operation does not be affected by this mode.
Burst
Length
Stating Column
Address
A
2
A
1
A
0
Sequential Mode
Interleave
2
X X 0
0 – 1
0 – 1
X X 1
1 – 0
1 – 0
4
X 0 0
0 – 1 – 2 – 3
0 – 1 – 2 – 3
X 0 1
1 – 2 – 3 – 0
1 – 0 – 3 – 2
X 1 0
2 – 3 – 0 – 1
2 – 3 – 0 – 1
X 1 1
3 – 0 – 1 – 2
3 – 2 – 1 – 0
8
0 0 0
0 – 1 – 2 – 3 – 4 – 5 – 6 – 7
0 – 1 – 2 – 3 – 4 – 5 – 6 – 7
0 0 1
1 – 2 – 3 – 4 – 5 – 6 – 7 – 0
1 – 0 – 3 – 2 – 5 – 4 – 7 – 6
0 1 0
2 – 3 – 4 – 5 – 6 – 7 – 0 – 1
2 – 3 – 0 – 1 – 6 – 7 – 4 – 5
0 1 1
3 – 4 – 5 – 6 – 7 – 0 – 1 – 2
3 – 2 – 1 – 0 – 7 – 6 – 5 – 4
1 0 0
4 – 5 – 6 – 7 – 0 – 1 – 2 – 3
4 – 5 – 6 – 7 – 0 – 1 – 2 – 3
1 0 1
5 – 6 – 7 – 0 – 1 – 2 – 3 – 4
5 – 4 – 7 – 6 – 1 – 0 – 3 – 2
1 1 0
6 – 7 – 0 – 1 – 2 – 3 – 4 – 5
6 – 7 – 4 – 5 – 2 – 3 – 0 – 1
1 1 1
7 – 0 – 1 – 2 – 3 – 4 – 5 – 6
7 – 6 – 5 – 4 – 3 – 2 – 1 – 0