![](http://datasheet.mmic.net.cn/330000/MB86391_datasheet_16436301/MB86391_3.png)
FUJITSU LIMITED
Proprietary and Confidential
MB86391 12, November 2001
Product Specification
Rev. 1.1
Contents
1
Overview .........................................................................................................................................1
1.1 Product Overview......................................................................................................................1
1.2 System Configuration.................................................................................................................2
1.3 Specification Overview...............................................................................................................3
1.3.1 Major Items...................................................................................................................3
1.3.2 Function List.................................................................................................................3
1.3.3 Package.......................................................................................................................4
1.4 Block Diagram..........................................................................................................................5
2
Pin Description.................................................................................................................................6
2.1 I/O Signals ...............................................................................................................................6
2.2 Pin Arrangement.......................................................................................................................7
2.2.1 Pin Arrangement Diagram...............................................................................................7
2.2.2 Pin Numbers .................................................................................................................8
2.3 Pin Functions............................................................................................................................9
2.3.1 Overall Control..............................................................................................................9
2.3.2 Host/SDRAM interface.................................................................................................. 10
2.3.3 Serial Interface...........................................................................................................111
2.3.4 SDRAM Interface for Video Encoding............................................................................122
2.3.5 Video Input Interface...................................................................................................133
2.3.6 Audio Input Interface...................................................................................................144
2.3.7 Bit Stream Output Port.................................................................................................155
2.3.8 Test Signals...............................................................................................................166
3
Functional Description....................................................................................................................177
3.1 Host/SDRAM Interface............................................................................................................177
3.1.1 Access by External Master...........................................................................................188
3.1.1.1 MB86391 Internal Resource Accessing..............................................................188
3.1.1.2 SDRAM Accessing........................................................................................... 20
3.1.1.3 External Resource Accessing...........................................................................244
3.1.2 Internal Controller Master Accessing.............................................................................266
3.1.2.1 External Resource Accessing...........................................................................266
3.1.2.2 External Boot ROM Read.................................................................................288
3.1.3 Interruption ................................................................................................................299
3.1.3.1 Internal Controller Interrupt Input (IRQ9:8)..........................................................299
3.1.3.2 Host Interrupt Output (XEXTIRPT) ....................................................................299
3.1.4 Address Map............................................................................................................... 30
3.2 Serial Interface.......................................................................................................................311